SN54AHC163...J OR W PACKAGE SN74AHC163...D. DB. N. OR PW PACKAGE

SCLS369A - MAY 1997 - REVISED JUNE 1997

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- *EPIC*<sup>TM</sup> (Enhanced-Performance Implanted CMOS) Process
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'AHC163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

(TOP VIEW) 16 VCC CLR CLK [ 15 RCO 2 АΠ 14 🛛 Q<sub>A</sub> 3 в[ 13 🛛 Q<sub>B</sub> 4 C 🛛 5 12 Q<sub>C</sub> D 6 11 QD 10 ENT ENP [ 7 GND 9 LOAD 8





NC - No internal connection

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'AHC163 is synchronous. A low level at the clear ( $\overline{\text{CLR}}$ ) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to  $\overline{\text{CLR}}$  to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1997, Texas Instruments Incorporated

1

SCLS369A – MAY 1997 – REVISED JUNE 1997

#### description (continued)

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54AHC163 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AHC163 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.



SCLS369A - MAY 1997 - REVISED JUNE 1997



logic diagram (positive logic)

<sup>+</sup> For simplicity, routing of complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.



SCLS369A - MAY 1997 - REVISED JUNE 1997

### logic symbol, each D/T flip-flop



### logic diagram, each D/T flip-flop (positive logic)



<sup>†</sup>The origins of  $\overline{\text{LD}}$  and  $\overline{\text{CK}}$  are shown in the logic diagram of the overall device.



SCLS369A - MAY 1997 - REVISED JUNE 1997

#### typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (synchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





#### SCLS369A - MAY 1997 - REVISED JUNE 1997

### absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Note 1) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CI}$ Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 2)	(C)	$\begin{array}{c} -0.5 \ \text{V to 7 V} \\ \dots -0.5 \ \text{V to V}_{\text{CC}} + 0.5 \ \text{V} \\ \dots -20 \ \text{mA} \\ \dots & \pm 20 \ \text{mA} \\ \dots & \pm 25 \ \text{mA} \\ \dots & \pm 50 \ \text{mA} \\ \dots & 113^{\circ}\text{C/W} \end{array}$
Package thermal impedance, $\theta_{JA}$ (see Note 2)		
	N package	
	PW package	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions (see Note 3)

			SN54A	HC163	SN74A	HC163	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V
		$V_{CC} = 5.5 V$	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		$V_{CC} = 5.5 V$		1.65		1.65	
VI	Input voltage	-	0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μΑ
IОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC}$ = 5 V ± 0.5 V		-8		-8	ma
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC}$ = 5 V ± 0.5 V		8		8	ma
Δt/Δv	Input transition rise or fell rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	<b>n</b> o/\/
ΔVΔV	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V
Тд	Operating free-air temperature		-55	125	- 40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCLS369A - MAY 1997 - REVISED JUNE 1997

	TEST CONDITIONS		Т	<b>₄ = 25°C</b>	;	SN54A	HC163	SN74A	HC163	LINUT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = –50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
Ц	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10	pF

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54A	HC163	SN74A	HC163	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>w</sub>	Pulse duration, CLK high or low		5		5		5		ns
		CLR	4		4		4		
÷		Data (A, B, C, and D)	5.5		6.5		6.5		-
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	ENP, ENT	7.5		9		9		ns
		LOAD low	8		9.5		9.5		
t <sub>h</sub>	Hold time, all synchronous inputs after $CLK\uparrow$		1		1		1		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54A	HC163	SN74A	HC163	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low		5		5		5		ns
		CLR	3.5		3.5		3.5		
		Data (A, B, C, and D)	4.5		4.5		4.5		-
t <sub>su</sub>	Setup time before CLK↑	ENP, ENT	5		6		6		ns
		LOAD low	5		6		6		
th	Hold time, all synchronous inputs after $CLK{\uparrow}$		1		1		1		ns



SCLS369A - MAY 1997 - REVISED JUNE 1997

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC1	63		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Тд	_ = 25°C	;	MIN	МАХ	UNIT
	(		OAI AOITAILOE	MIN	TYP	MAX	IVIIIN	IVIAA	
4			CL = 15 pF*		130	80		70	MHz
fmax			CL = 50 pF		85	55		50	
<sup>t</sup> PLH <sup>*</sup>	01/		C <sub>L</sub> = 15 pF		8.3	12.8	1	15	ns
<sup>t</sup> PHL*	CLK	Q	CL = 15 pr		8.3	12.8	1	15	115
<sup>t</sup> PLH*	CLK	RCO	C <sub>I</sub> = 15 pF		8.7	13.6	1	16	200
<sup>t</sup> PHL <sup>*</sup>		(count mode)			8.7	13.6	1	16	ns
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO	C <sub>L</sub> = 15 pF		11	17.2	1	20	ns
<sup>t</sup> PHL*	CLK	(preset mode)			11	17.2	1	20	115
<sup>t</sup> PLH <sup>*</sup>	ENT		C <sub>L</sub> = 15 pF		7.5	12.3	1	14.5	ns
<sup>t</sup> PHL*	LINI	RCO	CL = 15 pr		7.5	12.3	1	14.5	
<sup>t</sup> PLH	014		C: 50 pF		10.8	16.3	1	18.5	
<sup>t</sup> PHL	CLK	Q	C <sub>L</sub> = 50 pF		10.8	16.3	1	18.5	ns
<sup>t</sup> PLH	CLK	RCO	$C_{\rm r} = 50  \rm pE$		11.2	17.1	1	19.5	
<sup>t</sup> PHL	ULK	(count mode)	C <sub>L</sub> = 50 pF		11.2	17.1	1	19.5	ns
<sup>t</sup> PLH	CLK	RCO	C <sub>L</sub> = 50 pF		13.5	20.7	1	23.5	
<sup>t</sup> PHL	ULK	(preset mode)	CL = 50 pF		13.5	20.7	1	23.5	ns
<sup>t</sup> PLH	ENT	BCO	$C_{\rm L} = 50  \rm pE$		10.5	15.8	1	18	
<sup>t</sup> PHL	ENT	RCO	C <sub>L</sub> = 50 pF		10.5	15.8	1	18	ns

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS369A - MAY 1997 - REVISED JUNE 1997

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

					SN	74AHC1	63		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Тд	∖ = 25°C	;	MIN	МАХ	UNIT
	(		OAI AOIIAIIOE	MIN	TYP	MAX	IVIIIN	WAA	
f			C <sub>L</sub> = 15 pF		130	80		70	MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF		85	55		50	
<sup>t</sup> PLH		0	C <sub>L</sub> = 15 pF		8.3	12.8	1	15	ns
<sup>t</sup> PHL	CLK	Q	CL = 15 pr		8.3	12.8	1	15	115
<sup>t</sup> PLH	CLK	RCO	C <sub>L</sub> = 15 pF		8.7	13.6	1	16	ns
<sup>t</sup> PHL	OLK	(count mode)	0L = 15 pr		8.7	13.6	1	16	115
<sup>t</sup> PLH	CLK	RCO	C <sub>I</sub> = 15 pF		11	17.2	1	20	ns
<sup>t</sup> PHL	OLK	(preset mode)	0L = 15 pr		11	17.2	1	20	115
<sup>t</sup> PLH	ENT	DOO	C <sub>L</sub> = 15 pF		7.5	12.3	1	14.5	ns
<sup>t</sup> PHL	LINI	RCO	0L = 15 pr		7.5	12.3	1	14.5	115
<sup>t</sup> PLH		0	C <sub>L</sub> = 50 pF		10.8	16.3	1	18.5	ns
<sup>t</sup> PHL	CLK	Q	0L = 30 pr		10.8	16.3	1	18.5	115
<sup>t</sup> PLH	CLK	RCO	C <sub>L</sub> = 50 pF		11.2	17.1	1	19.5	ns
<sup>t</sup> PHL	OER	(count mode)	0 <u></u> - 30 pi		11.2	17.1	1	19.5	115
<sup>t</sup> PLH	CLK	RCO	C <sub>L</sub> = 50 pF		13.5	20.7	1	23.5	ns
<sup>t</sup> PHL	ULK	(preset mode)	0L = 00 pr		13.5	20.7	1	23.5	115
<sup>t</sup> PLH	ENT	RCO	C <sub>L</sub> = 50 pF		10.5	15.8	1	18	20
<sup>t</sup> PHL		RUU	CL = 50 pr		10.5	15.8	1	18	ns



SCLS369A - MAY 1997 - REVISED JUNE 1997

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

					SN	54AHC1	63		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Тд	<b>∖</b> = 25°C	;	MIN	МАХ	UNIT
				MIN	TYP	MAX	IVIIIN	IVIAA	
4			C <sub>L</sub> = 15 pF*		185	135		115	MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF		125	95		85	
<sup>t</sup> PLH*			C <sub>L</sub> = 15 pF		4.9	8.1	1	9.5	ns
<sup>t</sup> PHL*	CLK	Q	CL = 15 pr		4.9	8.1	1	9.5	115
<sup>t</sup> PLH*	CLK	RCO	C <sub>L</sub> = 15 pF		4.9	8.1	1	9.5	ns
<sup>t</sup> PHL <sup>*</sup>	OLK	(count mode)	CL = 15 pr		4.9	8.1	1	9.5	115
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO	C <sub>L</sub> = 15 pF		6.2	10.3	1	12	ns
<sup>t</sup> PHL <sup>*</sup>	OLK	(preset mode)			6.2	10.3	1	12	2
<sup>t</sup> PLH <sup>*</sup>	ENT	<b>D00</b>	C <sub>L</sub> = 15 pF		4.9	8.1	1	9.5	
<sup>t</sup> PHL*	ENT	RCO	CL = 15 pr		4.9	8.1	1	9.5	ns
<sup>t</sup> PLH			$C_{\rm L} = 50  \rm pE$		6.4	10.1	1	11.5	
<sup>t</sup> PHL	CLK	Q	C <sub>L</sub> = 50 pF		6.4	10.1	1	11.5	ns
<sup>t</sup> PLH	CLK	RCO	C <sub>I</sub> = 50 pF		6.4	10.1	1	11.5	
<sup>t</sup> PHL	ULK	(count mode)	CL = 50 pr		6.4	10.1	1	11.5	ns
<sup>t</sup> PLH	CLK	RCO	$C_{\rm L} = 50  \rm pE$		7.7	12.3	1	14	
<sup>t</sup> PHL	ULK	(preset mode)	C <sub>L</sub> = 50 pF		7.7	12.3	1	14	ns
<sup>t</sup> PLH		PCO.	0. 50 pF		6.4	10.1	1	11.5	
<sup>t</sup> PHL	ENT	RCO	C <sub>L</sub> = 50 pF		6.4	10.1	1	11.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS369A - MAY 1997 - REVISED JUNE 1997

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

					SN	74AHC1	63		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Тд	_ = 25°C	;	MIN	МАХ	UNIT
	(		OAI AONANGE	MIN	TYP	MAX	IVIIIN	IVIAA	
f			C <sub>L</sub> = 15 pF		185	135		115	MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF		125	95		85	
<sup>t</sup> PLH	OLK	0	CL = 15 pF		4.9	8.1	1	9.5	ns
<sup>t</sup> PHL	CLK	Q	0L = 15 pr		4.9	8.1	1	9.5	115
<sup>t</sup> PLH	CLK	RCO	C <sub>L</sub> = 15 pF		4.9	8.1	1	9.5	ns
<sup>t</sup> PHL	OLK	(count mode)	0L = 15 pr		4.9	8.1	1	9.5	115
<sup>t</sup> PLH	CLK	RCO	C <sub>L</sub> = 15 pF		6.2	10.3	1	12	ns
<sup>t</sup> PHL	OLK	(preset mode)	0L = 15 pr		6.2	10.3	1	12	115
<sup>t</sup> PLH	ENT	500	CL = 15 pF		4.9	8.1	1	9.5	ns
<sup>t</sup> PHL	EINT	RCO	CL = 15 pF		4.9	8.1	1	9.5	115
<sup>t</sup> PLH	01.14				6.4	10.1	1	11.5	
<sup>t</sup> PHL	CLK	Q	C <sub>L</sub> = 50 pF		6.4	10.1	1	11.5	ns
<sup>t</sup> PLH	CLK	RCO	$C_{1} = 50 \text{ pF}$		6.4	10.1	1	11.5	ns
<sup>t</sup> PHL	ULK	(count mode)	C <sub>L</sub> = 50 pF		6.4	10.1	1	11.5	115
<sup>t</sup> PLH	CLK	RCO	C: 50 pF		7.7	12.3	1	14	
<sup>t</sup> PHL	CLK	(preset mode)	C <sub>L</sub> = 50 pF		7.7	12.3	1	14	ns
<sup>t</sup> PLH		DCO.	C: 50 pF		6.4	10.1	1	11.5	
<sup>t</sup> PHL	ENT	RCO	C <sub>L</sub> = 50 pF		6.4	10.1	1	11.5	ns

## noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)

	PARAMETER	SN7	4AHC1	63	UNIT
	FARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.4	0.8	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4	-0.8	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>				V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

### operating characteristics, V<sub>CC</sub> = 5 V, $T_A$ = 25°C

	PARAMETER		ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	23	pF



SCLS369A - MAY 1997 - REVISED JUNE 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated