SN54AHCT161, SN74AHCT161 4-BIT SYNCHRONOUS BINARY COUNTERS


SCLS368A - MAY 1997 - REVISED JUNE 1997

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'AHCT161 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

SN54AHCT161 . . . J OR W PACKAGE SN74AHCT161 . . . D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT161 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'AHCT161 is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCLS368A - MAY 1997 - REVISED JUNE 1997

description (continued)

The SN54AHCT161 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT161 is characterized for operation from -40°C to 85°C.

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.



PRODUCT PREVIEW


logic diagram (positive logic)




[†] For simplicity, routing of complementary signals $\overline{\mathsf{LD}}$ and $\overline{\mathsf{CK}}$ is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)




 † The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the logic diagram of the overall device.

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SCLS368A - MAY 1997 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	- 	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: D package	113°C/W
***	DB package	131°C/W
	N package	78°C/W
	PW package	149°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

		SN54AHCT161		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	Vcc	0	Vcc	V
ЮН	High-level output current		-8		-8	mA
l _{OL}	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	- 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vac	T _A = 25°C			SN54AHCT161		SN74AHCT161		UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vari	IOH = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		V
Va	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
V _{OL}	I _{OL} = 8 mA				0.36		0.44		0.44	, v
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
∆l _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
C _i	V _I = V _{CC} or GND	5 V		2	10				10	pF

 $[\]ddagger$ This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V $_{CC}$.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

PRODUCT PREVIEW

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			$T_A = 25^{\circ}C$ SN54AHCT161 SN74AHCT1		CT161	UNIT				
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
	tw Pulse duration	CLK high or low	5		5		5			
t _W	ruise dulation	CLR low	5		5		5		ns	
		CLR	1.5		1.5		1.5			
١.	Catura tiana hafara CLKA	Data (A, B, C, and D)	4.5		4.5		4.5			
t _{su}	Setup time before CLK↑	ENP, ENT	5		6		6		ns	
		LOAD low	5		6		6			
th	Hold time, all synchronous inputs after CLF	< ↑	1		1		1		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					N54AHCT	161		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 2	5°C	MIN	MAX	UNIT
	(51)	(331131)	07.11.71.01.17.11.02	MIN TY	P MAX	IVIIIV	IVIAA	
f			C _L = 15 pF*	18	5 135		115	MHz
f _{max}			C _L = 50 pF	12	5 95		85	IVII IZ
^t PLH*	OL K		C _I = 15 pF	4	9 8.1	1	9.5	ns
^t PHL*	CLK	Q	GL = 13 pr	4	9 8.1	1	9.5	115
^t PLH*	CLK	RCO	C _I = 15 pF	4	9 8.1	1	9.5	ns
^t PHL*	CLK	(count mode)	CL = 13 βi	4	9 8.1	1	9.5	113
^t PLH*	CLK	RCO	C _I = 15 pF	6	2 10.3	1	12	ns
^t PHL*	OLK	(preset mode)	OL = 19 pi	6	2 10.3	1	12	113
^t PLH*	ENT	RCO	C _L = 15 pF	4	9 8.1	1	9.5	ns
^t PHL*	LINI	ROO	OL = 10 pi	4	4.9 8.1 1	1	9.5	113
^t PHL*	CLR	Q	C _L = 15 pF	5	5 9	1	10.5	ns
'PHL	CLR	RCO	OL = 19 pi		5 8.6	1	10	113
^t PLH	CLK		C _L = 50 pF	6	4 10.1	1	11.5	ns
^t PHL	CLK	Q	CL = 50 pr	6	4 10.1	1	11.5	115
^t PLH	CLK	RCO	C _I = 50 pF	6	4 10.1	1	11.5	ns
^t PHL	OLK	(count mode)	OL = 30 pi	6	4 10.1	1	11.5	113
^t PLH	CLK	RCO	C _L = 50 pF	7	7 12.3	1	14	
^t PHL	CLK	(preset mode)	CL = 50 pr	7	7 12.3	1	14	ns
^t PLH	ENIT	500	C: F0 pF	6	4 10.1	1	11.5	
^t PHL	ENT	RCO	C _L = 50 pF	6	4 10.1	1	11.5	ns
4	01.5	Q	0: 50.75		7 11	1	12.5	
^t PHL	CLR	RCO	C _L = 50 pF	6	5 10.6	1	12	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN MAX	MAV	UNIT
	(1141 01)	(0011 01)	OAI AOIIANOE	MIN	TYP	MAX	IVIIN	WAX	
4			C _L = 15 pF		185	135		115	MHz
f _{max}			C _L = 50 pF		125	95		85	IVII IZ
^t PLH	CLIK		C _L = 15 pF		4.9	8.1	1	9.5	ns
^t PHL	CLK	Q	GE = 13 pr		4.9	8.1	1	9.5	115
^t PLH	CLIK	RCO	C _I = 15 pF		4.9	8.1	1	9.5	ns
^t PHL	CLK	(count mode)	CL = 13 βi		4.9	8.1	1	9.5	113
^t PLH	CLK	RCO	C _I = 15 pF		6.2	10.3	1	12	ns
^t PHL	OLK	(preset mode)	CL = 13 βi		6.2	10.3	1	12	113
^t PLH	ENT	B00	C _I = 15 pF		4.9	8.1	1	9.5	ns
^t PHL	ENT	RCO	OL = 13 pi		4.9	8.1	8.1 1	9.5	115
+	015	Q	C _L = 15 pF		5.5	9	1	10.5	ns
^t PHL	CLR	RCO	CL = 15 pr		5	8.6	1	10	115
tPLH	01.14		C _I = 50 pF		6.4	10.1	1	11.5	ns
^t PHL	CLK	Q	C[= 50 pr		6.4	10.1	1	11.5	115
^t PLH	CLK	RCO	C _L = 50 pF		6.4	10.1	1	11.5	no
^t PHL	CLK	(count mode)	CL = 50 pr		6.4	10.1	1	11.5	ns
tPLH	OLK	RCO	O: 50 pF		7.7	12.3	1	14	
t _{PHL}	CLK	(preset mode)	$C_L = 50 pF$		7.7	12.3	1	14	ns
^t PLH			0 50 5		6.4	10.1	1	11.5	
tPHL	ENT	RCO	C _L = 50 pF		6.4	10.1	1	11.5	ns
		Q	0 50 5		7	11	1	12.5	
^t PHL	CLR	RCO	C _L = 50 pF		6.5	10.6	1	12	ns

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER		SN74AHCT161			
	PARAWIETER	MIN	TYP	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V	
VOH(V)	Quiet output, minimum dynamic VOH				V	
VIH(D)	High-level dynamic input voltage	2			V	
V _{IL(D)}	Low-level dynamic input voltage			8.0	V	


NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	23	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated