SN54AHC161 . . . J OR W PACKAGE

SCLS367A - MAY 1997 - REVISED JUNE 1997

- Operating Range 2-V to 5.5-V V_{CC}
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Process
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'AHC161 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.


SN74AHC161	D, DB, I (TOP VII	•	PW PACKAGE
		16	V _{CC}
CLK [2	15	RCO
A	3	14	Q _A
в[4	13	Q _B
c[5	12	Q _C
D	6	11	QD
ENP [7	10	ENT

SN54AHC161 . . . FK PACKAGE (TOP VIEW)

9 OAD

GND 🛛

8



NC - No internal connection

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'AHC161 is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1997, Texas Instruments Incorporated

SCLS367A - MAY 1997 - REVISED JUNE 1997

description (continued)


The SN54AHC161 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AHC161 is characterized for operation from -40° C to 85° C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

SCLS367A - MAY 1997 - REVISED JUNE 1997



logic diagram (positive logic)


⁺ For simplicity, routing of complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.




SCLS367A - MAY 1997 - REVISED JUNE 1997

logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)



[†]The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the logic diagram of the overall device.




SCLS367A - MAY 1997 - REVISED JUNE 1997

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit







SCLS367A - MAY 1997 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_C$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)	(C)	$\begin{array}{c} -0.5 \ \text{V to } 7 \ \text{V} \\ \hline -0.5 \ \text{V to } V_{\text{CC}} + 0.5 \ \text{V} \\ \hline -20 \ \text{mA} \\ \hline \pm 20 \ \text{mA} \\ \hline \pm 25 \ \text{mA} \\ \hline \pm 50 \ \text{mA} \\ \hline 113^{\circ}\text{C/W} \end{array}$
Package thermal impedance, θ_{JA} (see Note 2)		
	N package	
	PW package	
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54A	HC161	SN74A	HC161	LINUT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		$V_{CC} = 5.5 V$	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μA
ЮН	High-level output current	V_{CC} = 3.3 V ± 0.3 V		-4		-4	mA
		V_{CC} = 5 V ± 0.5 V		-8		-8	mA
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	V_{CC} = 3.3 V ± 0.3 V		4		4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		8		8	mA
A+/A>/	Input transition rise or fell rate	V_{CC} = 3.3 V ± 0.3 V		100		100	n n//
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		20		20	ns/V
Τ _Α	Operating free-air temperature		-55	125	- 40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCLS367A - MAY 1997 - REVISED JUNE 1997

		м	Т	₄ = 25°C	;	SN54A	HC161	SN74A	HC161	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
Vон		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lj	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54A	HC161	SN74AI	HC161	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLK high or low	5		5		5		
tw	Pulse duration	CLR low	5		5		5		ns
		CLR	2.5		2.5		2.5		
	Catura tima hatana CLK ¹	Data (A, B, C, and D)	5.5		6.5		6.5		
t _{su}	Setup time before CLK [↑]	ENP, ENT	7.5		9		9		ns
		LOAD low	8		9.5		9.5		
t _h	Hold time, all synchronous inputs after CLK		1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54A	HC161	SN74A	HC161	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
L .	Pulse duration	CLK high or low	5		5		5		20
tw		CLR low	5		5		5		ns
		CLR	1.5		1.5		1.5		
		Data (A, B, C, and D)	4.5		4.5		4.5		-
t _{su}	Setup time before CLK↑	ENP, ENT	5		6		6		ns
		LOAD low	5		6		6		
th	Hold time, all synchronous inputs after $CLK\uparrow$		1		1		1		ns



SCLS367A - MAY 1997 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC1	61		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	ן = 25°C	;			UNIT
			CAFACITANCE	MIN	TYP	MAX	MIN	MAX	
<i>t</i>			C _L = 15 pF*		130	80		70	
f _{max}			C _L = 50 pF		85	55		50	MHz
^t PLH [*]	01/		C _L = 15 pF		8.3	12.8	1	15	
^t PHL [*]	CLK	Q	CL = 15 pr		8.3	12.8	1	15	ns
^t PLH [*]		RCO	C _I = 15 pF		8.7	13.6	1	16	ns
^t PHL [*]	CLK	(count mode)	OL = 15 PP		8.7	13.6	1	16	115
^t PLH [*]	CLK	RCO	C _I = 15 pF		11	17.2	1	20	ns
^t PHL*	CLK	(preset mode)	OL = 15 PP		11	17.2	1	20	115
^t PLH*		DO0	C _L = 15 pF		7.5	12.3	1	14.5	ns
^t PHL*	ENT	RCO	OL = 15 pr		7.5	12.3	1	14.5	115
=	CLR	Q	C _L = 15 pF		8.9	13.6	1	16	ns
^t PHL*	CLR	RCO			8.4	13.2	1	15.5	115
^t PLH	0.11		C: 50 pF		10.8	16.3	1	18.5	
^t PHL	CLK	Q	C _L = 50 pF		10.8	16.3	1	18.5	ns
^t PLH	CLK	RCO	C _L = 50 pF		11.2	17.1	1	19.5	
^t PHL	CLK	(count mode)	CL = 50 pr		11.2	17.1	1	19.5	ns
^t PLH	CLK	RCO	C ₁ = 50 pF		13.5	20.7	1	23.5	
^t PHL		(preset mode)	0L = 50 pr		13.5	20.7	1	23.5	ns
^t PLH	ENIT	D 00	C _L = 50 pF		10.5	15.8	1	18	ns
^t PHL	ENT	RCO	0L = 50 pr		10.5	15.8	1	18	115
t	CLR	Q	Ci = 50 pE		11.2	17.1	1	19.5	
^t PHL	ULK	RCO	C _L = 50 pF		10.9	16.7	1	19	ns

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS367A - MAY 1997 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	74AHC1	61		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	₄ = 25°C	;	MIN	МАХ	UNIT
				MIN	TYP	MAX	WIIN	WAA	
4			CL = 15 pF		130	80		70	MHz
f _{max}			CL = 50 pF		85	55		50	MIL
^t PLH			C _I = 15 pF		8.3	12.8	1	15	
^t PHL	CLK	Q			8.3	12.8	1	15	ns
^t PLH	01/	RCO	C _I = 15 pF		8.7	13.6	1	16	ns
^t PHL	CLK	(count mode)			8.7	13.6	1	16	115
^t PLH	CLK	RCO	C _L = 15 pF		11	17.2	1	20	
^t PHL	CLK	(preset mode)			11	17.2	1	20	ns
^t PLH		500	C _L = 15 pF		7.5	12.3	1	14.5	
^t PHL	ENT RCO	RCO	CL = 15 pF		7.5	12.3	1	14.5	ns
t		Q	0. 15 pF		8.9	13.6	1	16	
^t PHL	CLR	RCO	C _L = 15 pF		8.4	13.2	1	15.5	ns
^t PLH		_	0 50 - 5		10.8	16.3	1	18.5	
^t PHL	CLK	Q	C _L = 50 pF		10.8	16.3	1	18.5	ns
^t PLH		RCO	0. 50 = 5		11.2	17.1	1	19.5	
^t PHL	CLK	(count mode)	C _L = 50 pF		11.2	17.1	1	19.5	ns
^t PLH	01.14	RCO	0 50 5		13.5	20.7	1	23.5	
^t PHL	CLK	(preset mode)	C _L = 50 pF		13.5	20.7	1	23.5	ns
^t PLH					10.5	15.8	1	18	
tPHL	ENT	RCO	C _L = 50 pF		10.5	15.8	1	18	ns
		Q			11.2	17.1	1	19.5	
^t PHL	CLR	RCO	C _L = 50 pF		10.9	16.7	1	19	ns



SCLS367A - MAY 1997 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN54AHC161				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	_Δ = 25°C	;	MAINI	MAY	UNIT
			CAFACITANCE	MIN	TYP	MAX	MIN	MAX	
4			C _L = 15 pF*		185	135		115	
f _{max}			C _L = 50 pF		125	95		85	MHz
^t PLH [*]	01/		C: 15 pF		4.9	8.1	1	9.5	ns
^t PHL [*]	CLK	Q	C _L = 15 pF		4.9	8.1	1	9.5	ns
^t PLH [*]		RCO	C _I = 15 pF		4.9	8.1	1	9.5	ns
^t PHL [*]	CLK	(count mode)	CL = 15 pr		4.9	8.1	1	9.5	115
^t PLH [*]	CLK	RCO	C _I = 15 pF		6.2	10.3	1	12	ns
^t PHL [*]	OER	(preset mode)	0 <u>[</u> = 15 pi		6.2	10.3	1	12	115
^t PLH [*]	ENT	RCO	C _L = 15 pF		4.9	8.1	1	9.5	ns
^t PHL [*]	EINT	RCO	0 <u></u> - 15 pi		4.9	8.1	1	9.5	113
^t PHL*	CLR	Q	C _L = 15 pF		5.5	9	1	10.5	ns
PHL	ULR	RCO	0 <u> </u>		5	8.6	1	10	115
^t PLH	01/		C ₁ = 50 pF		6.4	10.1	1	11.5	ns
^t PHL	CLK	Q	CL = 50 pr		6.4	10.1	1	11.5	115
^t PLH	CLK	RCO	C ₁ = 50 pF		6.4	10.1	1	11.5	ns
^t PHL	OLK	(count mode)	0 <u></u> = 50 pr		6.4	10.1	1	11.5	115
^t PLH	CLK	RCO	$C_{\rm r} = 50 \rm pF$		7.7	12.3	1	14	
^t PHL	CLK	(preset mode)	C _L = 50 pF		7.7	12.3	1	14	ns
^t PLH		500	C: 50 pF		6.4	10.1	1	11.5	
^t PHL	ENT	RCO	C _L = 50 pF		6.4	10.1	1	11.5	ns
		Q	0 50 - 5		7	11	1	12.5	
^t PHL	CLR	RCO	C _L = 50 pF		6.5	10.6	1	12	ns

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS367A - MAY 1997 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	74AHC1	61		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	₄ = 25°C	;	MIN	МАХ	UNIT
	((001101)	OAI AONANOE	MIN	TYP	MAX	IVIIIN	IVIAA	
4			CL = 15 pF		185	135		115	MHz
fmax			C _L = 50 pF		125	95		85	MIL
^t PLH			C _L = 15 pF		4.9	8.1	1	9.5	
^t PHL	CLK	Q	CL = 15 pr		4.9	8.1	1	9.5	ns
^t PLH		RCO	C _L = 15 pF		4.9	8.1	1	9.5	ns
^t PHL	CLK	(count mode)	CL = 15 pr		4.9	8.1	1	9.5	115
^t PLH	CLK	RCO	C _L = 15 pF		6.2	10.3	1	12	
^t PHL	ULK	(preset mode)	CL = 15 pr		6.2	10.3	1	12	ns
^t PLH	ENT	500	Ci – 15 pE		4.9	8.1	1	9.5	ns
^t PHL	ENT	ENT RCO C _L = 15 pF		4.9	8.1	1	9.5	115	
4		Q	0. 45 -5		5.5	9	1	10.5	
^t PHL	CLR	RCO	C _L = 15 pF		5	8.6	1	10	ns
^t PLH	0.14		C: 50 pF		6.4	10.1	1	11.5	
^t PHL	CLK	Q	C _L = 50 pF		6.4	10.1	1	11.5	ns
^t PLH	CLK	RCO	C: 50 pF		6.4	10.1	1	11.5	
^t PHL	ULK	(count mode)	C _L = 50 pF		6.4	10.1	1	11.5	ns
^t PLH	01.16	RCO	0 50 - 5		7.7	12.3	1	14	
^t PHL	CLK	(preset mode)	C _L = 50 pF		7.7	12.3	1	14	ns
^t PLH			0 50 - 5		6.4	10.1	1	11.5	
^t PHL	ENT	RCO	C _L = 50 pF		6.4	10.1	1	11.5	ns
		Q	0 50 - 5		7	11	1	12.5	
^t PHL	CLR	RCO	C _L = 50 pF		6.5	10.6	1	12	ns

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN7	4AHC1	61	UNIT
	PARAMEIER	MIN	TYP	MAX	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}				V
VIH(D)	High-level dynamic input voltage	3.5			V
VIL(D)	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	23	pF



SCLS367A - MAY 1997 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated