SCLS361 - MAY 1997

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


### description

These devices contain three independent 3-input AND gates. They perform the Boolean function  $Y = A \bullet B \bullet C$  or  $Y = \overline{A + B + C}$  in positive logic.

The SN54AHC11 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74AHC11 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.


		TION TA	
	INPUTS		OUTPUT
Α	В	С	Y
Н	Н	Н	Н
L	Х	Х	L
х	L	Х	L
Х	Х	L	L

### logic symbol<sup>†</sup>




	•		,	
1A [ 1B [ 2A [ 2B [ 2C [	2 3 4 5	υ	, 14 13 12 11 10	] V <sub>CC</sub> ] 1C ] 1Y ] 3C ] 3B
2C [ 2Y [	5 6		10 9	] 3B ] 3A
GND	7		8	] 3Y

SN54AHC11 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1997, Texas Instruments Incorporated

SCLS361 - MAY 1997

### logic diagram, each gate (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Note 1) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 2)	.c)	$\begin{array}{ccc} -0.5 \mbox{ V to 7 V} \\0.5 \mbox{ V to V}_{CC} + 0.5 \mbox{ V} \\20 \mbox{ mA} \\ \pm 20 \mbox{ mA} \\ \pm 25 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ 127^{\circ}\mbox{C/W} \\ 158^{\circ}\mbox{C/W} \end{array}$
Storage temperature range, T <sub>stg</sub>	PW package	
erenage remperatione range, rsig minimum		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions (see Note 3)

			SN54A	HC11	SN74A	HC11	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μΑ
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC}$ = 5 V ± 0.5 V		-8		-8	IIIA
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V \qquad 8$	8	IIIA			
Δt/Δv	Input transition rise or fall rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	ns/V
Δι/Δν		$V_{CC}$ = 5 V ± 0.5 V		20		20	115/ V
Тд	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCLS361 - MAY 1997

	TEST CONDITIONS	V	Т	Δ = 25°C	;	SN54A	HC11	SN74A	HC11	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
Vон			4.4	4.5		4.4		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = –8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			2		20		20	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10				10	pF

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			LOAD CAPACITANCE							
PARAMETER	FROM (INPUT)	TO (OUTPUT)		T <sub>A</sub> = 25°C			MIN	МАХ	UNIT	
	(	(0011 01)		MIN	TYP	MAX	WIIN	WIAA		
<sup>t</sup> PLH*	A, B, or C	v	CL = 15 pF		6.1	8.8	1	10.5	ns	
<sup>t</sup> PHL <sup>*</sup>	A, B, OI C	Y	0L = 15 pr	0 <u> </u>		6.1	8.8	1	10.5	115
<sup>t</sup> PLH	A, B, or C	V	V	$C_{1} = 50 \text{ pc}$		8.6	12.3	1	14	ns
<sup>t</sup> PHL	A, B, 01 C	I	Y C <sub>L</sub> = 50 pF		8.6	12.3	1	14	115	

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

				SN74AHC11					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	мах	UNIT
	(	(001101)	OAI AGHANGE	MIN	TYP	P MAX			
<sup>t</sup> PLH	A, B, or C	v	CL = 15 pF		6.1	8.8	1	10.5	
<sup>t</sup> PHL	A, B, 01 C	Ŷ				6.1	8.8	1	10.5
<sup>t</sup> PLH	A, B, or C	v	C: 50 pF		8.6	12.3	1	14	ns
<sup>t</sup> PHL	A, B, 01 C		C <sub>L</sub> = 50 pF		8.6	12.3	1	14	115



SCLS361 - MAY 1997

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

					SN	54AHC	11		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
	(	(001101)	OAI AONANOL	MIN	TYP	MAX		IVIAA	
<sup>t</sup> PLH*	ABorC	Y	CL = 15 pF		4.1	5.9	1	7	ns
<sup>t</sup> PHL*	A, B, or C				4.1	5.9	1	7	115
<sup>t</sup> PLH	A, B, or C	v	$C_{\rm L} = 50  \rm pF$		5.6	7.9	1	9	ns
<sup>t</sup> PHL	A, B, 01 C	T T	Y C <sub>L</sub> = 50 pF		5.6	7.9	1	9	115

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
	(	(001101)		0, 1, 10, 1, 10, 2	MIN	TYP	MAX		MAX
tPLH	A, B, or C	Y	Y C <sub>L</sub> = 15 pF		4.1	5.9	1	7	ns
tPHL	A, B, 01 C				4.1	5.9	1	7	115
tPLH	A, B, or C	V	$C_{\rm L} = 50  \rm pE$		5.6	7.9	1	9	ns
<sup>t</sup> PHL	A, B, 01 C	Ι	Y C <sub>L</sub> = 50 pF		5.6	7.9	1	9	115

### noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER		SN74AHC11				
		MIN	TYP	MAX	UNIT		
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V		
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>			-0.8	V		
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>				V		
VIH(D)	High-level dynamic input voltage	3.5			V		
VIL(D)	Low-level dynamic input voltage			1.5	V		

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	17	pF



SCLS361 - MAY 1997





NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated