SCLS336C - MARCH 1996 - REVISED JUNE 1997


- Members of the Texas Instruments Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'AHCT16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

SN54AHCT16373 . . . WD PACKAGE SN74AHCT16373 . . . DGG OR DL PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

 $\overline{\text{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHCT16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




SCLS336C - MARCH 1996 - REVISED JUNE 1997

FUNCTION TABLE (each latch)


	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCLS336C - MARCH 1996 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	
Continuous current through each V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 2): DGG package .	
DL package	94°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		SN54AHC	T16373	SN74AHC	UNIT	
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	5.5	0	5.5	V
VIO	Input/output voltage, A or B pins	0	Vcc	0	Vcc	V
ІОН	High-level output current		-8		-8	mA
lOL	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			SN54AHC	T16373	SN74AHC	UNIT	
		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
\/a++	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		٧
VOH	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		٧
Vo	VOI	451/			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	٧
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
l _l	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Δl _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4						pF
Co	V _O = V _{CC} or GND	5 V		6						pF

[‡]This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SCLS336C - MARCH 1996 - REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

		T _A = 25°C SN54AHCT16373		SN74AHCT16373		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	6.5		6.5		6.5		ns
t _{su}	Setup time, data before LE↓	1.5		1.5		1.5		ns
t _h	Hold time, data after LE↓	3.5		3.5		3.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

									_		
PARAMETER	FROM	то	LOAD	T	չ = 25°C	;	SN54AHC	Г16373	SN74AHC	T16373	UNIT
TANAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
tPLH*	D	Q	C _I = 15 pF		5.1	8.5	1	9.5	1	9.5	ns
tPHL*	D	٧	OL = 13 pi		5.1	8.5	1	9.5	1	9.5	115
tPLH*	LE	Q	C _I = 15 pF		7.7	12.3	1	13.5	1	13.5	ns
tPHL*		3	OL = 13 pr		7.7	12.3	1	13.5	1	13.5	115
^t PZH*	OE	Q	C _I = 15 pF		6.3	10.9	1	12.5	1	12.5	ns
t _{PZL} *	OE	٧	OL = 13 pi		6.3	10.9	1	12.5	1	12.5	115
^t PHZ*	OE	Q	C _I = 15 pF		6	10.2	1	11	1	11	ns
^t PLZ*	OL	ų ,	OL = 13 pi		6	10.2	1	11	1	11	113
t _{PLH}	D	Q	C _I = 50 pF		5.9	9.5	1	10.5	1	10.5	ns
t _{PHL}	ם	3	OL = 30 pr		5.9	9.5	1	10.5	1	10.5	115
t _{PLH}	LE	Q	C _I = 50 pF		8.5	13.3	1	14.5	1	14.5	ns
t _{PHL}	L	3	OL = 30 pr		8.5	13.3	1	14.5	1	14.5	115
^t PZH	ŌĒ	Q	C _L = 50 pF		7.1	11.9	1	13.5	1	13.5	ns
t _{PZL}	OE .	γ	GL = 30 pF		7.1	11.9	1	13.5	1	13.5	115
^t PHZ	ŌĒ	Q	C _I = 50 pF		6.8	11.2	1	12	1	12	ns
t _{PLZ}	OE .	Q	OL = 50 pr		6.8	11.2	1	12	1	12	115

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

output-skew characteristics, C_L = 50 pF (see Note 4)

		SN74AH			
PARAMETER	VCC	T _A = 25°C	MIN I	MAX	UNIT
		MIN MAX	I WIIN I		
t _{sk(o)} Output skew	5 V ± 0.5 V	1		1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER	SN74	UNIT		
	FARAMETER		TYP	MAX	UNII
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	1.2	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	-1.2	V
VOH(V)	Quiet output, minimum dynamic VOH	4.1			V
V _{IH(D)}	High-level dynamic input voltage	2			V
VIL(D)	Low-level dynamic input voltage			0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.




PRODUCT PREVIEW

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	17	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 3$ ns. $t_f = 3$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated