- Inputs Are TTL-Voltage Compatible
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Process
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHCT139 are dual 2-line to 4-line decoders/demultiplexers designed for 4.5-V to 5.5-V V_{CC} operation. These devices are designed to be used in high-performance memorydecoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

SN54AHCT139 ... J OR W PACKAGE SN74AHCT139 ... D, DB, N, OR PW PACKAGE (TOP VIEW)

SCLS267E - DECEMBER 1995 - REVISED MAY 1997

()										
1G 1A 1B 1Y0 1Y1	1 2 3 4 5	υ	14] V <u>c</u> c] 2G] 2A] 2B] 2Y0						
1Y2	6		11	2Y1						
1Y3 GND	7		10 9] 2Y2] 2Y3						
	Ľ		Ũ							

SN54AHCT139 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The active-low enable (\overline{G}) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN54AHCT139 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT139 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1997, Texas Instruments Incorporated

SCLS267E - DECEMBER 1995 - REVISED MAY 1997

FUNCTION TABLE										
	INPUTS		OUTPUTS							
G	SELECT		0012013							
G	В	Α	Y0	Y1	Y2	Y3				
Н	Х	Х	Н	Н	Н	Н				
L	L	L	L	Н	Н	н				
L	L	н	н	L	н	н				
L	н	L	н	Н	L	н				
L	Н	Н	Н	Н	Н	L				

logic symbols (alternatives)[†]




 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.



SCLS267E - DECEMBER 1995 - REVISED MAY 1997

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Storage temperature range, T _{stg}	Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)	-0.5 ;C)	$\begin{array}{cccc} & -0.5 \ V \ to \ 7 \ V \\ \hline 0 \ V \ to \ V_{CC} \ + \ 0.5 \ V \\ \hline -20 \ mA \\ & -20 \ mA \\ \hline \pm25 \ mA \\ \hline \pm25 \ mA \\ \hline \pm75 \ mA \\ \hline 113^{\circ}C/W \\ \hline \\ \hline & \ 131^{\circ}C/W \\ \hline \\ \hline & \ 78^{\circ}C/W \end{array}$
	Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS267E - DECEMBER 1995 - REVISED MAY 1997

recommended operating conditions (see Note 3)

		SN54AHCT139		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
IOL	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C			SN54AHCT139		SN74AHCT139		UNIT
FARAWETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Veu	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		v
Ve	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
lj	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		20		20	μA
∆lcc‡	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN5	4AHCT	139													
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	₄ = 25°C	;	MIN	МАХ	UNIT											
	(OAI AONANOL	MIN	TYP	MAX	IVIIIN	IVIAA												
^t PLH [*]	A or B	Y	CL = 15 pF				1		ns											
^t PHL*	AOIB		0L = 15 pr				1		115											
^t PLH [*]	G	Y	$C_{\rm L} = 15 \rm pE$				1		ns											
^t PHL [*]	9		C _L = 15 pF	0 <u> </u>				1		115										
^t PLH	A or B	Y	$C_{1} = 50 \text{ pc}$				1		ns											
^t PHL	AUB	I	C _L = 50 pF				1		115											
^t PLH	G	Y	$C_{\rm L} = 50 \rm pE$				1		ns											
^t PHL	9	Ť	r	T	ſ	T	T	T	T	T	Ť	T	T	Y C _L = 50 pF				1		115

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS267E – DECEMBER 1995 – REVISED MAY 1997


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN7	4AHCT	139																				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	ן = 25°C	;	MIN	МАХ	UNIT																		
	((0011 01)	OAI AONANOL	MIN	TYP	MAX	IVIIIN	WAA																			
^t PLH	A or B	Y	CL = 15 pF				1		ns																		
^t PHL	AOID		CL = 15 pr	CL = 15 pr	0 <u></u> = 13 pi	0 <u></u> = 15 pi	0L = 13 pi	0 <u>[</u> = 15 pi	0 <u>[</u> = 15 pi				1		115												
^t PLH	G	Y	$C_{1} = 15 \text{ pE}$				1		ns																		
^t PHL	9	ι ο <u>Γ</u> =13 μ	C _L = 15 pF	0 <u> </u>	0 <u> </u>				1		115																
^t PLH	A or B	v	C _L = 50 pF				1		ns																		
^t PHL	AUR	Ι	CL = 30 pr				1		115																		
^t PLH	G	v	$C_{\rm L} = 50 \rm pE$				1		ns																		
^t PHL	9	Ť	r r	1	I	T	T	ſ	Ť	Ť	ř	r r	T	ř	ř	T	Ť	Ť	Ť		Y C _L = 50 pF				1		115

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	26	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated