SCLS265G - DECEMBER 1995 - REVISED JUNE 1997


- Inputs Are TTL-Voltage Compatible
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHCT126 are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.

The SN54AHCT126 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT126 is characterized for operation from -40°C to 85°C.

SN54AHCT126 . . . J OR W PACKAGE SN74AHCT126 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT126...FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



SN54AHCT126, SN74AHCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCLS265G - DECEMBER 1995 - REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		. –0.5 V to V $_{CC}$ + 0.5 V
Input clamp current, I _{IK} (V _I < 0)		–20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	- 	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 2):	: D package	127°C/W
	DB package	158°C/W
	DGV package	182°C/W
	N package	78°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		SN54AHCT126		SN74AHCT126		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	W	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current	27/	-8		-8	mA
loL	Low-level output current	₃ 0/ ₅	8		8	mA
Δt/Δν	Input transition rise or fall rate	Q	20		20	ns/V
T _A	Operating free-air temperature	- 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	λ = 25°C	;	SN54AF	ICT126	SN74AH	CT126	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
VOH	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		٧
VOL	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44	٧
I _I A or OE inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25	4	±2.5		±2.5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2	37	20		20	μΑ
ΔI _{CC} †	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	PRO.	1.5		1.5	mA
C _i	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		15					·	pF

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.

SN54AHCT126, SN74AHCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCLS265G - DECEMBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				SN				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°	3	MIN	MAX	UNIT
	(1141 01)	(0011 01)	OAI AOITANOL	MIN TYP	MAX	IVIIN	WAX	
^t PLH*	А	Y	C _L = 15 pF	3.8	5.5	1	6.5	ns
^t PHL*	A	ī	OL = 15 pr	3.8	5.5	1	6.5	115
^t PZH*	OF.	Y	C: _ 15 pE	3.6	5.1	\$ 1	6	20
^t PZL*	OE	Ť	C _L = 15 pF	3.6	5.1	1	6	ns
^t PHZ*	OE	Y	C 15 pE	4.6	6.8	1	8	20
^t PLZ*	OE	ī	C _L = 15 pF	4.6	6.8	1	8	ns
^t PLH	۸	Y	C _L = 50 pF	5.3	7.5	1	8.5	20
^t PHL	A	A Y		5.3	7.5	1	8.5	ns
^t PZH	OE Y		C: - 50 pF	5.1	7.1	1	8	ns
^t PZL) E	Y $C_L = 50 \text{ pF}$	OL = 50 pr	5.1	7.1	1	8	115
^t PHZ	OE	Y	C: - 50 pF	6.1	8.8	1	10	nc
t _{PLZ})E	ſ	C _L = 50 pF	6.1	8.8	1	10	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			LOAD	SN74AHCT126					
PARAMETER	FROM (INPUT)	FROM TO (INPUT) (OUTPUT)		T _A = 25°C			MIN	MAX	UNIT
	(01)	(0011 01)	CAPACITANCE	MIN T	ΓΥP	MAX	IVIIIV	WAX	
^t PLH	А	Y	C _I = 15 pF		3.8	5.5	1	6.5	ns
^t PHL	A	ı	OL = 13 pr		3.8	5.5	1	6.5	115
^t PZH	OE	Y	C _L = 15 pF		3.6	5.1	1	6	ns
^t PZL	OL	·			3.6	5.1	1	6	115
^t PHZ	OE	Y	C _L = 15 pF		4.6	6.8	1	8	ns
^t PLZ	OL	'	- ΟΕ = 10 μ		4.6	6.8	1	8	115
t _{PLH}	Δ	Y	C: 50 pF		5.3	7.5	1	8.5	
t _{PHL}	A Y		C _L = 50 pF		5.3	7.5	1	8.5	ns
^t PZH	0.5	Y	C: 50 pF		5.1	7.1	1	8	
^t PZL	OE	Y	Y $C_L = 50 \text{ pF}$		5.1	7.1	1	8	ns
^t PHZ	OE	Y	C: - 50 pF		6.1	8.8	1	10	nc
t _{PLZ}) OE	ſ	C _L = 50 pF		6.1	8.8	1	10	ns

output-skew characteristics, C_L = 50 pF (see Note 4)

				SN74Al	HCT126		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	T _A = 25°C	MIN	MAX	UNIT
				MIN MAX	IVIIIV		
^t sk(o)	А	Y	$5~V\pm0.5~V$	1		1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.



noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)


	PARAMETER		SN74AHCT126		
			MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V	
VOH(V)	Quiet output, minimum dynamic VOH	4.4		V	
V _{IH(D)}	High-level dynamic input voltage	2		V	
V _{IL(D)}	Low-level dynamic input voltage		0.8	V	

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VCC
tPHZ/tPZH	GND





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated