SCLS264F - DECEMBER 1995 - REVISED JUNE 1997


- Inputs Are TTL-Voltage Compatible
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHCT125 are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high. When \overline{OE} is low, the respective gate passes the data from the A input to its Y output.

The SN54AHCT125 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AHCT125 is characterized for operation from -40° C to 85° C.

SN54AHCT125 ... J OR W PACKAGE SN74AHCT125 ... D, DB, DGV, N, OR PW PACKAGE



SN54AHCT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each buffer)							
INP	UTS	OUTPUT					
OE	Α	Y					
L	Н	Н					
L	L	L					

Х

Н

Ζ



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


SN54AHCT125, SN74AHCT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS264F – DECEMBER 1995 – REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.



SCLS264F - DECEMBER 1995 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	C) D package DB package DGV package N package	$\begin{array}{cccc} -0.5 \mbox{ V to 7 V} \\ -0.5 \mbox{ V to V}_{CC} + 0.5 \mbox{ V} \\ -20 \mbox{ mA} \\ \pm 20 \mbox{ mA} \\ \pm 25 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ 127^{\circ}\mbox{C/W} \\ 158^{\circ}\mbox{C/W} \\ -182^{\circ}\mbox{C/W} \\ -78^{\circ}\mbox{C/W} \end{array}$
<u>0</u>	PW package	170°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		SN54AHCT125		25 SN74AHCT125		UNIT
		MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	Ŋ	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	Vcc	0	VCC	V
ЮН	High-level output current	Drug	-8		-8	mA
IOL	Low-level output current	701	8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	9	20		20	ns/V
Τ _Α	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCLS264F - DECEMBER 1995 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	N	Т	λ = 25°C	;	SN54AH	CT125	SN74AH	CT125	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VОН	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		v
Ve	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
I A or OE inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1				±1	μA
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.25	4	±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, I_{O} = 0$	5.5 V			2	$\gamma_{n_{c}}$	20		20	μA
∆I _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	PRO1	1.5		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		4	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		15						pF

[‡] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC} .

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN5	4AHCT	125			
PARAMETER	FROM (INPUT)	(OUTPUT) (LOAD CAPACITANCE	LOAD $T_A = 25^{\circ}C$			MIN	МАХ	UNIT	
		(001101)	OALAGHANGE	MIN	TYP	MAX	WIIN	MAX		
^t PLH*	А	Y	C _L = 15 pF		3.8	5.5	1	6.5	ns	
^t PHL [*]		T	CL = 15 pr		3.8	5.5	1	6.5	115	
^t PZH [*]	OE	Y	$C_{1} = 15 \text{ pF}$		3.6	5.1	1	6		
^t PZL [*]	UE	Ť		C _L = 15 pF		3.6	5.1	1	6	ns
^t PHZ*	ŌĒ	Y	0. 45 m		4.6	6.8	1	8		
^t PLZ*	0E	T	C _L = 15 pF		4.6	6.8	1	8	ns	
^t PLH	А	Y	$C_{1} = 50 \text{ pF}$		5.3	7:5	1	8.5	ns	
^t PHL	A	T	C _L = 50 pF		5.3	7 .5	1	8.5	115	
^t PZH	OE	Y			5.10	7.1	1	8		
^t PZL	UE	ľ	Y C _L = 50 pF		5.1	7.1	1	8	ns	
^t PHZ	OE	N 0 50 5		6.1	8.8	1	10			
^t PLZ	UE	Y	C _L = 50 pF		6.1	8.8	1	10	ns	

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS264F - DECEMBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		-							
PARAMETER	FROM (INPUT)		LOAD CAPACITANCE	T _A = 25°C			MIN	МАХ	UNIT
	((6611 61)		MIN	ТҮР	MAX	IVIIIN	IVIAA	
^t PLH	А	Y	CL = 15 pF		3.8	5.5	1	6.5	ns
^t PHL		I			3.8	5.5	1	6.5	115
^t PZH	OE	Y	C _L = 15 pF		3.6	5.1	1	6	
^t PZL	OE				3.6	5.1	1	6	ns
^t PHZ	OE	Y	C _I = 15 pF		4.6	6.8	1	8	ns
^t PLZ	OE	I			4.6	6.8	1	8	115
^t PLH	А	Y	C: 50 pF		5.3	7.5	1	8.5	
^t PHL	A	T	CL = 50 pF		5.3	7.5	1	8.5	ns
^t PZH	OE	Y	V 0 50 - 5		5.1	7.1	1	8	
^t PZL	ÛE	T T	C _L = 50 pF		5.1	7.1	1	8	ns
^t PHZ	OE	Y	C _L = 50 pF		6.1	8.8	1	10	ns
^t PLZ	UE UE	1	$O_{L} = 50 \text{ pr}$		6.1	8.8	1	10	115

output-skew characteristics, $C_L = 50 \text{ pF}$ (see Note 4)

	50.01	70		SN74AF		
PARAMETER	PARAMETER FROM TO (INPUT) (OUTPUT)		Vcc	T _A = 25°C	MIN MAX	UNIT
	((001101)		MIN MAX		
^t sk(o)	А	Y	$5~\text{V}\pm0.5~\text{V}$	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	0.8	CT125	UNIT
	PARAMETER	MIN	HCT125 MAX 0.8 -0.8	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}	4.4		V
VIH(D)	High-level dynamic input voltage	2		V
V _{IL(D)}	Low-level dynamic input voltage		0.8	V


NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



SCLS264F - DECEMBER 1995 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated