- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

The 'AHC540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

The SN54AHC540 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74AHC540 is characterized for operation from  $-40^{\circ}$ C to 85°C.

SN54AHC5	540 J OR W PACKAGE
SN74AHC540	. DB, DW, N, OR PW PACKAGE
	(TOP VIEW)

	(101	VIL VV)	
OE1 [ A1 [ A2 [ A3 [ A4 [ A5 [ A6 [ A7 [ A8 ]	5 6 7 8	20 19 18 17 16 15 14 13 12	V <sub>CC</sub>   OE2   Y1   Y2   Y3   Y4   Y5   Y6
A8 [ ] GND	9 10	12 11	Y7   Y8
		11	H '0

SN54AHC540 . . . FK PACKAGE (TOP VIEW)



## FUNCTION TABLE (each buffer/driver)

		INPUTS		OUTPUT
ο	E1	OE2	Α	Y
	L	L	L	Н
	L	L	Н	L
	Н	х	Х	Z
	Х	Н	Х	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### SN54AHC540, SN74AHC540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS260D - DECEMBER 1995 - REVISED MAY 1997

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)		–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, IIK (VI < 0)		–20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>O</sub>	сс)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CO})$	(2)	±25 mA
Continuous current through V <sub>CC</sub> or GND	•••••••••••••••••••••••••••••••••••••••	±75 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2	2): DB package	115°C/W
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS260D - DECEMBER 1995 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

			SN54A	HC540	SN74A	HC540	LINUT	
			MIN	MAX	MIN	MIN MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0	Vcc	0	VCC	V	
		$V_{CC} = 2 V$	(C)	-50		-50	μA	
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	Pac.	-4		-4	mA	
		$V_{CC}$ = 5 V ± 0.5 V	SP.	-8		-8	mA	
		$V_{CC} = 2 V$	-	50		50	μA	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC}$ = 5 V ± 0.5 V		8		8	IIIA	
A+/A>/	$\Delta t/\Delta v$ Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100		
Δι/Δν		$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V	
Тд	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	N.	Т	₄ = 25°C	;	SN54A	HC540	SN74A	HC540	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	0.1 0.1	UNIT	
		2 V	1.9	2		1.9		1.9			
	I <sub>OH</sub> = -50 μA	IOH = -50 μA	3 V	2.9	3		2.9		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		4.4		V	
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8			
		2 V			0.1		0,1		0.1		
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1		
VOL		4.5 V			0.1		0.1		0.1	V	
	I <sub>OL</sub> = 4 mA	3 V			0.36	(C)	0.5		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	20	0.5		0.44		
Data inputs		6.5.4			±0.1	40	±1		±1		
II Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±0.1		±1			±1	μΑ		
I <sub>OZ</sub> †	$V_{O} = V_{CC}$ or GND, VI (OE) = VIL or VIH	5.5 V			±0.25		±2.5		±2.5	μΑ	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA	
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	pF	
Co	$V_{O} = V_{CC}$ or GND	5 V		4						pF	

<sup>†</sup> For I/O pins, the parameter I<sub>OZ</sub> includes the input leakage current.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

	55.014	TO LOAD		SN	54AHC5	40						
PARAMETER	FROM (INPUT)	OUTPUT)		Т	₄ = 25°C	;	MIN	МАХ	UNIT			
	(	(0011 01)		MIN	TYP	MAX		WAA				
<sup>t</sup> PLH <sup>*</sup>	А	Y	CL = 15 pF		4.8	7	1	8.5	ns			
<sup>t</sup> PHL <sup>*</sup>	~	Ι			4.8	7	1	8.5	115			
<sup>t</sup> PZH <sup>*</sup>	OE	Y	C <sub>L</sub> = 15 pF		6.8	10.5	1	12.5	20			
<sup>t</sup> PZL <sup>*</sup>	OE	T			6.8	10.5	1 1	12.5	ns			
<sup>t</sup> PHZ <sup>*</sup>	OE	Y	C <sub>L</sub> = 15 pF		6.8	10.5	1	12.5	ns			
<sup>t</sup> PLZ <sup>*</sup>	ÛE	I			6.8	10.5	1	12.5	115			
<sup>t</sup> PLH	А	Y	$C_{\rm L} = 50  \rm pE$		7.3	\$10.5	1	12	ns			
<sup>t</sup> PHL	~	I	I	I	I	C <sub>L</sub> = 50 pF		7.3	\$10.5	1	12	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF		8	14	1	16	ns			
<sup>t</sup> PZL	UE			0L - 00 pi	8	14	1	16	115			
<sup>t</sup> PHZ	OE	v	Y C <sub>L</sub> = 50 pF		8	15.4	1	17.5	ns			
<sup>t</sup> PLZ	UE UE				8	15.4	1	17.5	115			

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	55.614	70	1010	SN	74AHC5	40				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°0	<b>;</b>	MIN	МАХ	UNIT		
	(	(0011 01)	••••••••	MIN TYP	MAX	WIIN	WAA			
<sup>t</sup> PLH	А	Y	$C_{\rm L} = 15  \rm pE$	4.8	7	1	8.5	ns		
<sup>t</sup> PHL	~		0L = 15 pr	C <sub>L</sub> = 15 pF	CL = 15 pr	4.8	7	1	8.5	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 15 pF	6.8	10.5	1	12.5	ns		
<sup>t</sup> PZL	ÛE	I		6.8	10.5	1	12.5			
<sup>t</sup> PHZ	OE	Y	Y C <sub>L</sub> = 15 pF	6.8	10.5	1	12.5	ns		
<sup>t</sup> PLZ	OE			6.8	10.5	1	12.5	115		
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF	7.3	10.5	1	12			
<sup>t</sup> PHL	A	T	CL = 50 pF	7.3	10.5	1	12	ns		
<sup>t</sup> PZH	OE	Y	0 50 - 5	8	14	1	16			
<sup>t</sup> PZL	UE	ľ	CL = 50 pF	8	14	1	16	ns		
<sup>t</sup> PHZ	OE	Y	$C_{1} = 50 \text{ pF}$	8	15.4	1	17.5	ns		
<sup>t</sup> PLZ	0E	ľ	C <sub>L</sub> = 50 pF	8	15.4	1	17.5	IIS		



switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

	FROM	TO			SN	54AHC5	40		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
	(	(0011 01)		MIN	TYP	MAX	WIIN	IVIAA	
<sup>t</sup> PLH <sup>*</sup>	А	Y	CL = 15 pF		3.7	5	1	6	ns
<sup>t</sup> PHL <sup>*</sup>	A				3.7	5	1	6	115
<sup>t</sup> PZH <sup>*</sup>	OE	Y	C <sub>L</sub> = 15 pF		4.7	7.2	1	8.5	20
<sup>t</sup> PZL <sup>*</sup>	ÛE	I			4.7	7.2	1 1 1	8.5	ns
<sup>t</sup> PHZ <sup>*</sup>	OE	Y	C <sub>L</sub> = 15 pF		4.5	6.8	1	8	ns
<sup>t</sup> PLZ <sup>*</sup>	ÛE	T			4.5	6.8	1	8	8
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		5.2	507	1	8	ns
<sup>t</sup> PHL	A	I	CL = 50 pF		5.2	8 7	1	8	115
<sup>t</sup> PZH	OE	Y	0 50 - 5		6.2	9.2	1	10.5	20
<sup>t</sup> PZL	UE	ſ	CL = 50 pF		6.2	9.2	1	10.5	ns
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF		6	8.8	1	10	
<sup>t</sup> PLZ	UE UE	ſ	CL = 50 pF		6	8.8	1	10	ns

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	52.04	70	1010		SN	74AHC5	40		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
	(	(000000)		MIN	TYP	MAX	IVIIIN	IVIAA	
<sup>t</sup> PLH	А	Y	CL = 15 pF		3.7	5	1	6	ns
<sup>t</sup> PHL	С I 0L = 13 рі 3			3.7	5	1	6	115	
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 15 pF		4.7	7.2	1	8.5	ns
<sup>t</sup> PZL	OE	Ι			4.7	7.2	1	8.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 15 pF		4.5	6.8	1	8	ns
<sup>t</sup> PLZ	OE				4.5	6.8	1	8	113
<sup>t</sup> PLH	А	Y	$C_{1} = 50 \text{ pc}$		5.2	7	1	8	ns
<sup>t</sup> PHL	A	Y C <sub>L</sub> = 50 pF		5.2	7	1	8	115	
<sup>t</sup> PZH	OE	Y	$C_{1} = 50 \text{ pF}$		6.2	9.2	1	10.5	
<sup>t</sup> PZL	UE	ř	Y C <sub>L</sub> = 50 pF		6.2	9.2	1	10.5	ns
<sup>t</sup> PHZ	ŌĒ	Y	C: E0 = E		6	8.8	1	10	ns
<sup>t</sup> PLZ	0E	ſ	C <sub>L</sub> = 50 pF		6	8.8	1	10	115

### output-skew characteristics, C<sub>L</sub> = 50 pF (see Note 4)

		SN74AHC540				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	T <sub>A</sub> = 25°C	MIN MAX	UNIT
				MIN MAX		
+ + + < >	٨	V	$3.3~V\pm0.3~V$	1.5	1.5	
<sup>t</sup> sk(o)	A	T	$5~V\pm0.5~V$	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.



### SN54AHC540, SN74AHC540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS260D - DECEMBER 1995 - REVISED MAY 1997

### noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 5)

	PARAMETER	SN74A	UNIT	
	FARAIVIETER	MIN MAX   0.8		UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>	4.7		V
VIH(D)	High-level dynamic input voltage	3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	12	pF



NOTES: A. Cl includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated