SCLS255C - DECEMBER 1995 - REVISED MAY 1997


- Operating Range 2-V to 5.5-V V_{CC}
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHC74 are dual positive-edge-triggered D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

SN54AHC74...J OR W PACKAGE SN74AHC74 . . . D. DB. N. OR PW PACKAGE (TOP VIEW)



SN54AHC74...FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54AHC74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC74 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H [†]
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q_0	\overline{Q}_0

[†] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




SCLS255C - DECEMBER 1995 - REVISED MAY 1997

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram, each flip-flop (positive logic)





SCLS255C - DECEMBER 1995 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ_{JA} (see Note 2)		
3 ,1,1	DB package	
	N package	
	PW package	170°C/W
Storage temperature range, T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

			SN54A	HC74	SN74A	HC74	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
٧ _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ı	Input voltage	-	0	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 2 V		- 50		-50	μΑ
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	MA
		V _{CC} = 2 V		50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
A+/A>c	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	20/1/
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SCLS255C - DECEMBER 1995 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAM	ETED	TEST CONDITIONS	Vaa	T,	գ = 25°C	;	SN54A	HC74	SN74A	HC74	UNIT
FARAIVI	EIEK	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	2		1.9		1.9		
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
Vон			4.5 V	4.4	4.5		4.4		4.4		V
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
		$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
			2 V			0.1		0.1		0.1	
		I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL			4.5 V			0.1		0.1		0.1	V
		I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
		I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
Dat	ta inputs	Vi – Voo or CND	5.5 V			±0.1		±1		±1	^
I _I Cor	ntrol inputs	$V_I = V_{CC}$ or GND	J.5 V			±0.1		±1		±1	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
Ci		$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54A	HC74	SN74A	HC74	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	PRE or CLR low	6		7		7		20
t _W	ruise duration	CLK	6		7		7		ns
	Cation times historic CLIV	Data	6		7		7		20
t _{su}	Setup time before CLK↑	PRE or CLR inactive	5		5		5		ns
t _h	Hold time, data after CLK↑		0.5		0.5		0.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54A	HC74	SN74A	HC74	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	PRE or CLR low	5		5		5		20
t _W	ruise duration	CLK	5		5		5		ns
	Catum times hafara CLVA	Data	5		5		5		20
t _{su}	Setup time before CLK↑	PRE or CLR inactive	3		3		3		ns
t _h	Hold time, data after CLK↑		0.5		0.5		0.5		ns

SCLS255C - DECEMBER 1995 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	I54AHC	74		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T,	ղ = 25°C	;	MIN	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIN	IVIAA	
•			C _L = 15 pF	80	125		70		MHz
fmax			C _L = 50 pF	50	75		45		IVII IZ
tPLH*	PRE or CLR	Q or Q	C _I = 15 pF		7.6	12.3	1	14.5	ns
tPHL*	PRE OF CLR	Q or Q	OL = 13 pr		7.6	12.3	1	14.5	110
tPLH*	CLK	0	C _I = 15 pF		6.7	11.9	1	14	ns
t _{PHL} *	CLK	Q or Q	OL = 13 pr		6.7	11.9	1	14	110
tPLH	PRE or CLR	0 0	C _I = 50 pF		10.1	15.8	1	18	ns
t _{PHL}	PRE OF CLR	Q or Q	OL = 30 pr		10.1	15.8	1	18	115
tPLH	CLK	Q or $\overline{\mathbb{Q}}$	C: - 50 pF		9.2	15.4	1	17.5	nc
^t PHL	CLK	300	C _L = 50 pF		9.2	15.4	1	17.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	174AHC	74		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T,	Վ = 25° C	;	MIN	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIN	IVIAA	
•			C _L = 15 pF	80	125		70		MHz
fmax			C _L = 50 pF	50	75		45		IVII IZ
^t PLH	PRE or CLR	Q or Q	C _I = 15 pF		7.6	12.3	1	14.5	ns
^t PHL	PRE OF CLR	Q or Q	OL = 13 pr		7.6	12.3	1	14.5	115
^t PLH	CLK	0 5	C _I = 15 pF		6.7	11.9	1	14	ns
tPHL	CLK	Q or Q	OL = 13 pr		6.7	11.9	1	14	115
^t PLH	PRE or CLR	Q or Q	C _I = 50 pF		10.1	15.8	1	18	ns
^t PHL	PRE OF CLR	Q or Q	OL = 30 pr		10.1	15.8	1	18	115
t _{PLH}	CLK	Q or $\overline{\mathbb{Q}}$	C _L = 50 pF		9.2	15.4	1	17.5	ns
^t PHL	OLK	300	OL = 30 pr		9.2	15.4	1	17.5	115

SCLS255C - DECEMBER 1995 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	54AHC	74		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T,	Վ = 25° C	;	MIN	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIV	IVIAA	
•			C _L = 15 pF	130	170		110		MHz
fmax			C _L = 50 pF	90	115		75		IVITIZ
tPLH*	PRE or CLR	Q or Q	C _L = 15 pF		4.8	7.7	1	9	no
tPHL*	PRE OF CLR	Q or Q	CL = 15 pr		4.8	7.7	1	9	ns
^t PLH*	CLK	<u> </u>	C. – 15 pF		4.6	7.3	1	8.5	ns
t _{PHL} *	OLK	Q or Q	C _L = 15 pF		4.6	7.3	1	8.5	115
^t PLH		0 5	C 50 pF		6.3	9.7	1	11	no
^t PHL	PRE or CLR	Q or Q	C _L = 50 pF		6.3	9.7	1	11	ns
^t PLH	CLK	Q or Q	C: - 50 pF		6.1	9.3	1	10.5	no
t _{PHL}	CLK	QUIQ	C _L = 50 pF		6.1	9.3	1	10.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	I74AHC7	74		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т,	<u> </u> = 25°C	;	MIN	MAX	UNIT
	(IIII O1)	(0011 01)	CALACITANCE	MIN	TYP	MAX	MIN	WAX	
f			C _L = 15 pF	130	170		110		MHz
f _{max}			C _L = 50 pF	90	115		75		IVITIZ
^t PLH	PRE or CLR	0 5	C _L = 15 pF		4.8	7.7	1	9	ns
^t PHL	PRE OF CLR	Q or Q	CL = 15 pr		4.8	7.7	1	9	115
^t PLH	CLK	0 0	C _I = 15 pF		4.6	7.3	1	8.5	ns
^t PHL	CLK	Q or Q	CL = 13 pr		4.6	7.3	1	8.5	115
^t PLH	PRE or CLR	Q or Q	C _L = 50 pF		6.3	9.7	1	11	ns
^t PHL	PRE OF CLR	Q or Q	CL = 30 pr		6.3	9.7	1	11	115
^t PLH	CLK	Q or Q	C _L = 50 pF		6.1	9.3	1	10.5	ns
t _{PHL}	CLK	QUIQ	CL = 50 pr		6.1	9.3	1	10.5	115

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	SN74A	HC74	UNIT
	PARAMETER	MIN	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	4.7	-0.8	V
VIH(D)	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	32	pF



SCLS255C - DECEMBER 1995 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated