SCLS251C - OCTOBER 1995 - REVISED JUNE 1997

- Operating Range 2-V to 5.5-V V_{CC}
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 'AHC240 are organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN54AHC240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC240 is characterized for operation from –40°C to 85°C.

SN54AHC240 . . . J OR W PACKAGE SN74AHC240 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AHC240 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, IOK (VO < 0 or VO > VC	C)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	· · · · · · · · · · · · · · · · · · ·	±25 mA
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 2)): DB package	115°C/W
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

				HC240	SN74A	HC240	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIН	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ı	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 2 V		-50		-50	μΑ
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	ША
		V _{CC} = 2 V		50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V
ΔυΔν	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			20		20	115/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CONDITIONS	V	T,	չ = 25°C	;	SN54A	HC240	SN74AHC240		UNIT	
PAR	AMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V	1.9	2		1.9		1.9			
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9			
Vон	VOH		4.5 V	4.4	4.5		4.4		4.4		V	
		I _{OH} = -4 mA	3 V	2.58			2.48		2.48			
		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8			
			2 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	3 V			0.1		0.1		0.1	V	
VOL			4.5 V			0.1		0.1		0.1		
		I _{OL} = 4 mA	3 V			0.36		0.5		0.44	0.44	
		I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44		
, D	ata inputs	V V OND	5.5.7			±0.1		±1		±1		
l c	ontrol inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
l _{OZ} †		$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
Ci		V _I = V _{CC} or GND	5 V		2.5	10				10	pF	
Co		$V_O = V_{CC}$ or GND	5 V		3.5						pF	

[†]The parameter IOZ includes the input leakage current.



SN54AHC240, SN74AHC240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS251C - OCTOBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				SI	154AHC2	240			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°	С	MIN	MAX	UNIT	
	(01)	(6611.61)	(6611 61)	OAI AGITANGE	MIN TYP	MAX	IVIIIN	IVIAA	
^t PLH*	Α	Y	C _L = 15 pF	5.3	7.5	1	9	ns	
tPHL*		ī	CL = 15 pr	5.3	7.5	1	9	115	
^t PZH*	ŌĒ	Y	C _L = 15 pF	6.6	10.6	1	12.5	ns	
tPZL*	OE .		1	CL = 15 pr	6.6	10.6	1	12.5	115
^t PHZ*	ŌĒ	Y	C _I = 15 pF	7.8	11.5	1	12.5	ns	
^t PLZ*	OE	ı	OL = 13 pr	7.8	11.5	1	12.5	115	
^t PLH	А	Y	C 50 pF	7.8	11	1	12.5	ns	
^t PHL	A	Y $C_L = 50 \text{ pF}$		7.8	11	1	12.5	115	
^t PZH	ŌĒ	Y	C 50 pE	9.1	14.1	1	16	20	
^t PZL	OE	Y $C_L = 50 \text{ pF}$		9.1	14.1	1	16	ns	
^t PHZ	ŌĒ	Y	C: - 50 pF	10.3	14	1	16	ne	
^t PLZ	OE .	ſ	C _L = 50 pF	10.3	14	1	16	ns	

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				SN	74AHC2	40			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°0		MIN	MAX	UNIT	
	(1141 01)	(6511 51)	OAI AOITANOE	MIN TYP	MAX	IVIIN	WAX		
t _{PLH}	А	Y	C _L = 15 pF	5.3	7.5	1	9	ns	
^t PHL	A	ī	CL = 15 pr	5.3	7.5	1	9	110	
^t PZH	ŌĒ	Y	C _I = 15 pF	6.6	10.6	1	12.5	ns	
t _{PZL}	OE T	OE	ī	C[= 15 pr	6.6	10.6	1	12.5	115
t _{PHZ}	ŌĒ	Y	C _L = 15 pF	7.8	11.5	1	12.5	no	
tPLZ	OE	ī	CL = 15 pr	7.8	11.5	1	12.5	ns	
^t PLH	Α	Y	C _I = 50 pF	7.8	11	1	12.5	ns	
tPHL	A	Ĭ	CL = 50 pr	7.8	11	1	12.5	115	
^t PZH	ŌĒ	Y	C: 50 pF	9.1	14.1	1	16		
t _{PZL}	OE	ſ	C _L = 50 pF	9.1	14.1	1	16	ns	
t _{PHZ}	ŌĒ	Y	C: - 50 pF	10.3	14	1	16	no	
tPLZ	OE .	ſ	C _L = 50 pF	10.3	14	1	16	ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				SI	N54AHC2	40		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°	С	MIN	MAX	UNIT
	(01)	(6511 61.)	MIN TYP	MAX	IVIIIN	WAX		
^t PLH*	Δ.	Y	C _L = 15 pF	3.6	5.5	1	6.5	ns
tphL*	Α	ī	CL = 15 pr	3.6	5.5	1	6.5	115
^t PZH*	O E Y	C _L = 15 pF	4.7	7.3	1	8.5	ns	
tpzL*		Ĭ	CL = 15 pr	4.7	7.3	1	8.5	115
t _{PHZ} *	ŌĒ	Υ	C _I = 15 pF	5.2	7.2	1	8.5	ns
t _{PLZ} *	OE	ı	OL = 13 pr	5.2	7.2	1	8.5	115
^t PLH	А	Y	C: - 50 pF	5.1	7.5	1	8.5	ns
t _{PHL}	A	ī	C _L = 50 pF	5.1	7.5	1	8.5	115
^t PZH	ŌĒ	Y	C _L = 50 pF	6.2	9.3	1	10.5	no
t _{PZL}	OE .	f CL = 50 pr		6.2	9.3	1	10.5	ns
^t PHZ	ŌĒ	Y	C: - 50 pF	6.7	9.2	1	10.5	nc
tPLZ	OE	Ĭ	C _L = 50 pF	6.7	9.2	1	10.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				s	N74AHC2	40			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TO LOAD TA = 25°C			MIN	MAX	UNIT	
	(01)	(6611.611)	MIN TYP	MAX	IVIIIN	WAX			
^t PLH	Α	Y	C _L = 15 pF	3.6	5.5	1	6.5	ns	
^t PHL		•	GL = 13 pr	3.6	5.5	1	6.5	115	
^t PZH	OE Y	C _I = 15 pF	4.7	7.3	1	8.5	ns		
^t PZL	OE	ı	G[= 15 pr	4.7	7.3	1	8.5	115	
^t PHZ	ŌĒ	Y	C _L = 15 pF	5.2	7.2	1	8.5	ns	
tPLZ	OE	ī	CL = 15 pr	5.2	7.2	1	8.5	115	
^t PLH	А	Y	C _L = 50 pF	5.1	7.5	1	8.5	ns	
t _{PHL}	A	ī	CL = 50 pr	5.1	7.5	1	8.5	115	
^t PZH	<u>OE</u>	V	C 50 pF	6.2	9.3	1	10.5	20	
t _{PZL}	OE	ſ	Y C _L = 50 pF		9.3	1	10.5	ns	
^t PHZ	ŌĒ	Y	C 50 pF	6.7	9.2	1	10.5	ns	
tPLZ	OE .	Y C _L = 50 pF		6.7	9.2	1	10.5	115	

output-skew characteristics, C_L = 50 pF (see Note 4)

		SN74A		
PARAMETER	VCC	T _A = 25°C	MINI MAY	UNIT
		MIN MAX	MIN MAX	
tsk(a) Output skew	$3.3 \ V \pm 0.3 \ V$	1.5	1.5	200
t _{sk(o)} Output skew	5 V ± 0.5 V	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.



noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)


	PARAMETER		SN74AHC240		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.6		V
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		-0.6		V
VOH(V)	Quiet output, minimum dynamic VOH		4.6		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	10	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S 1
tPLH/tPHL	Open
tPLZ/tPZL	VCC
tPHZ/tPZH	GND





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z $_{O}$ = 50 Ω , t $_{f}$ = 3 ns, t $_{f}$ = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated