SCLS247B - OCTOBER 1995 - REVISED MAY 1997


- Operating Range 2-V to 5.5-V V_{CC}
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHC32 are quadruple 2-input positive-OR gates. These devices perform the Boolean function $Y = \overline{\overline{A} \bullet \overline{B}}$ or Y = A + B in positive logic.

The SN54AHC32 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC32 is characterized for operation from –40°C to 85°C.

SN54AHC32 . . . J OR W PACKAGE SN74AHC32 . . . D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54AHC32...FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Х	Н
Х	Н	Н
L	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



SN54AHC32, SN74AHC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS247B - OCTOBER 1995 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, VO (see Note 1)		\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _C	cc)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 2)): D package	127°C/W
	DB package	158°C/W
	N package	78°C/W
	PW package	170°C/W
Storage temperature range, T _{sta}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



recommended operating conditions (see Note 3)

			SN54A	HC32	SN74A	HC32	LINUT
			MIN				UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	9 V
		V _{CC} = 5.5 V		1.65		1.65	
٧ _I	Input voltage	-	0	5.5	0	5.5	V
۷o	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 2 V		-50		-50	μΑ
lOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	IIIA
		V _{CC} = 2 V		50		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	A
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA
44/4		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	0/
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V
TA	Operating free-air temperature	•	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vaa	T,	\ = 25°C	;	SN54A	HC32	SN74A	HC32	LINUT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
VOH		4.5 V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
	Ι _{ΟL} = 50 μΑ	2 V			0.1		0.1		0.1	
		3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
I _I A or B inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

SN54AHC32, SN74AHC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS247B - OCTOBER 1995 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC3	32			
PARAMETER	FROM (INPUT)	TO (OUTPUT)			T _A = 25°C			MAN	UNIT	
	(1141 01)	(0011 01)	OAI AOITANOE	MIN	TYP	MAX	MIN	MAX		
^t PLH*	A or B	V	C _L = 15 pF		5.5	7.9	1	9.5	20	
^t PHL*	AUB	CL = 13	1 ΟΕ – 13 β1		5.5	7.9	1	9.5	ns	
^t PLH	A or B	~	C1 = 50 pE		8	11.4	1	13	20	
^t PHL	AUID		Y	C _L = 50 pF		8	11.4	1	13	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

					SN	74AHC	32								
PARAMETER	FROM (INPUT)	TO LOAD CAPACITANCE		Τ _Δ	(= 25°C	;	MIN	MAX	UNIT						
	(01)	(0011 01)	FOI) CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA							
^t PLH	A or B	Υ	C: _ 15 pE		5.5	7.9	1	9.5	20						
^t PHL	AUIB		ι	C _L = 15 pF	OL = 13 pi	OL = 13 pi		5.5	7.9	1	9.5	ns			
t _{PLH}	A or B	V	C. = 50 pF		8	11.4	1	13	ns						
^t PHL	AOIB	Y	Ť	r 	T	1	,	Y	Y $C_L = 50 \text{ pF}$		8	11.4	1	13	110

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER											
	FROM TO (INPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT			
	(01)	(6611-61)	(IPOI) CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA			
^t PLH*	A or B	Y	C: _ 15 pE		3.8	5.5	1	6.5	20		
^t PHL*	AUIB		ı	ı	'	C _L = 15 pF		3.8	5.5	1	6.5
^t PLH	A or B	V	C: - 50 pF		5.3	7.5	1	8.5	nc		
^t PHL	AUID	Y	Y C _L = 50 pF		5.3	7.5	1	8.5	ns		

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

					SN	74AHC	32										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAN	UNIT								
	(01)		(6611 61)	CAPACITANCE	0,11,1011,11102	MIN	TYP	MAX	IVIIIV	MAX							
^t PLH	A or B	V	C. 45 p.F		3.8	5.5	1	6.5	20								
^t PHL	AUIB	ı	l	'	'	, , , , , , , , , , , , , , , , , , ,	'	1	C _L = 15 pF	OL = 13 pr	OL = 13 pi		3.8	5.5	1	6.5	ns
^t PLH	A or B	V	Y C _L = 50 pF		5.3	7.5	1	8.5	50								
^t PHL	AUB	Ť		CL = 50 pF	CL = 50 pF		5.3	7.5	1	8.5	ns						

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)


	PARAMETER	SN74AHC32			UNIT
	PARAMETER	0.3 0.	MAX	ONIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic VOL		-0.3	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		4.7		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER Code Power discipation capacitance		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 3~ns$, $t_f = 3~ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated