SCLS240D - OCTOBER 1995 - REVISED JUNE 1997

- Operating Range 2-V to 5.5-V V_{CC}
- 3-State Outputs Drive Bus Lines Directly
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The 'AHC374 are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHC374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC374 is characterized for operation from –40°C to 85°C.

	(each	flip-flo	p)
	INPUTS		OUTPUT
OE	CLK	Q	
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀
н	Х	Х	z

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54AHC374 J OR W PACKAGE
SN74AHC374DB, DW, N, OR PW PACKAGE
(TOP VIEW)


SN54AHC374 . . . FK PACKAGE (TOP VIEW)

	0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
2D	$\begin{bmatrix} 3 & 2 & 1 & 20 & 19 \\ 4 & & & & 18 \end{bmatrix}$	8D
2D 2Q 3Q 3D 4D	5 17	7D
3Q	6 16	7Q
3D	7 15	6Q
4D	8 14	6D
I	50 50 50 50 50 50 50 50 50 50 50 50 50 5	,

Copyright © 1997, Texas Instruments Incorporated


SCLS240D - OCTOBER 1995 - REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)	c)): DB package DW package	$\begin{array}{ccc} -0.5 \mbox{ V to 7 V} \\ \dots -0.5 \mbox{ V to V}_{CC} + 0.5 \mbox{ V} \\ \dots -20 \mbox{ mA} \\ \dots & \pm 20 \mbox{ mA} \\ \dots & \pm 25 \mbox{ mA} \\ \dots & \pm 75 \mbox{ mA} \\ \dots & 115^{\circ}\mbox{ C/W} \\ \dots & 97^{\circ}\mbox{ C/W} \end{array}$
	N package	
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS240D - OCTOBER 1995 - REVISED JUNE 1997

recommended operating conditions (see Note 3)

			SN54A	HC374	SN74A	HC374	LINUT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
٧O	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μA
IOH	High-level output current	V_{CC} = 3.3 V ± 0.3 V		-4		-4	mA
		V_{CC} = 5 V ± 0.5 V		-8		-8	IIIA
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		V_{CC} = 5 V ± 0.5 V		8		8	ШA
A+/A.		V_{CC} = 3.3 V ± 0.3 V		100		100	ns/V
$\Delta t / \Delta v$	Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20		20	IIS/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	т	₄ = 25°C	;	SN54A	HC374	SN74A	HC374	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lj	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		6						pF



SCLS240D - OCTOBER 1995 - REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54AHC374		SN74AHC374		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5.5		5.5		ns
t _{su}	Setup time, data before CLK [↑]	4.5		4		4		ns
t _h	Hold time, data after CLK↑	2		2		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54A	HC374	SN74AI	HC374	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5		5		ns
t _{su}	Setup time, data before CLK1	3		3		3		ns
t _h	Hold time, data after CLK^\uparrow	2		2		2		ns



SCLS240D - OCTOBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC3	74			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN M	МАХ	UNIT	
	((001101)	OAI AOIIAITOE	MIN	TYP	MAX		IVIAA		
4			C _L = 15 pF*	80	130		70		MHz	
fmax			CL = 50 pF	55	85		50			
^t PLH [*]	CLK	Q	C _L = 15 pF		8.1	12.7	1	15		
^t PHL [*]	CLK	Q			8.1	12.7	1	15	ns	
^t PZH [*]	OE	0	C _I = 15 pF		7.1	11	1	13	ns	
^t PZL [*]	ÛE	Q	v[=			7.1	11	1	13	115
^t PHZ [*]	OE	Q	C _I = 15 pF		7.5	10.5	1	12.5	ns	
^t PLZ [*]	ÛE	Q			7.5	10.5	1	12.5	115	
^t PLH	CLK	Q	C _L = 50 pF		10.6	16.2	1	18.5	ns	
^t PHL	CER	Q	0 <u> </u>		10.6	16.2	1	18.5	115	
^t PZH	OE	Q	$C_{\rm L} = 50 \rm pE$		9.6	14.5	1	16.5	ns	
^t PZL	UE	Q	C _L = 50 pF		9.6	14.5	1	16.5	115	
^t PHZ	OE	Q	C _I = 50 pF		10.2	14	1	16	ns	
^t PLZ			$O\Gamma = 20 \text{ bb}$		10.2	14	1	16	115	

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN74AHC374					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	T _A = 25°C			МАХ	UNIT	
	((0011 01)	on Admande	MIN	TYP	MAX	MIN	WAX		
f			C _L = 15 pF	80	130		70		MHz	
f _{max}			C _L = 50 pF	55	85		50		IVITIZ	
^t PLH	CLK	Q	C _L = 15 pF		8.1	12.7	1	15	20	
^t PHL	ULK	Ŷ			8.1	12.7	1	15	ns	
^t PZH	OE	Q	C _L = 15 pF		7.1	11	1	13	20	
^t PZL	OE	Ŷ			7.1	11	1	13	ns	
^t PHZ	OE	Q	Ci – 15 pE		7.5	10.5	1	12.5	20	
^t PLZ	OE	Ŷ	C _L = 15 pF	0 <u>[</u> = 15 pr		7.5	10.5	1	12.5	ns
^t PLH	CLK	Q	C _I = 50 pF		10.6	16.2	1	18.5	ns	
^t PHL	OLK	Ŷ	0L = 30 pr		10.6	16.2	1	18.5	115	
^t PZH	OE	Q	$C_{\rm L} = 50 \rm pE$		9.6	14.5	1	16.5		
^t PZL	UE	Ŷ	C _L = 50 pF		9.6	14.5	1	16.5	ns	
^t PHZ	OE	Q	$C_{\rm L} = 50 \rm pE$		10.2	14	1	16		
^t PLZ	UE	Q	C _L = 50 pF		10.2	14	1	16	ns	



SCLS240D - OCTOBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	54AHC3	74			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	МАХ	UNIT	
				MIN	TYP	MAX		WAX		
4			C _L = 15 pF*	130	185		110		MHz	
f _{max}			C _L = 50 pF	85	120		75			
^t PLH [*]	CLK	Q	CL = 15 pF		5.4	8.1	1	9.5		
^t PHL [*]	CLK	Q			5.4	8.1	1	9.5	ns	
^t PZH [*]	OE	0	Q	C _I = 15 pF		5.1	7.6	1	9	ns
^t PZL [*]	OE	Q	CL = 15 pr		5.1	7.6	1	9	115	
^t PHZ [*]	OE	Q	C 15 pE		4.6	6.8	1	8		
^t PLZ [*]	ÛE	Q	C _L = 15 pF		4.6	6.8	1	8	ns	
^t PLH	CLK	Q	C _L = 50 pF		6.9	10.1	1	11.5	ns	
^t PHL	CLK	Q	CL = 50 pF		6.9	10.1	1	11.5	115	
^t PZH	OE	Q	Ci = 50 pE		6.6	9.6	1	11	200	
^t PZL		Q	C _L = 50 pF		6.6	9.6	1	11	ns	
^t PHZ	OE	Q	C _I = 50 pF		6.1	8.8	1	10		
^t PLZ					6.1	8.8	1	10	ns	

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	SN74AHC374					
PARAMETER				T _A = 25°C			MIN	мах	UNIT
	(MIN	TYP	MAX	WIIN	MAX	
f			C _L = 15 pF	130	185		110		MHz
f _{max}			C _L = 50 pF	85	120		75		
^t PLH	CLK	Q CL = 15 pF	0. 45		5.4	8.1	1	9.5	ns
^t PHL					5.4	8.1	1	9.5	
^t PZH	ŌĒ	Q	CL = 15 pF		5.1	7.6	1	9	ns
^t PZL					5.1	7.6	1	9	
^t PHZ	ŌĒ	Q	CL = 15 pF		4.6	6.8	1	8	ns
^t PLZ		Ŷ			4.6	6.8	1	8	115
^t PLH	CLK	Q	CL = 50 pF		6.9	10.1	1	11.5	ns
^t PHL					6.9	10.1	1	11.5	
^t PZH	OE	Q	C _L = 50 pF		6.6	9.6	1	11	ns
^t PZL					6.6	9.6	1	11	115
^t PHZ	OE	Q	$C_{\rm L} = 50 \rm pE$		6.1	8.8	1	10	ns
^t PLZ		×	C _L = 50 pF		6.1	8.8	1	10	115



SN54AHC374, SN74AHC374 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCLS240D – OCTOBER 1995 – REVISED JUNE 1997

output-skew characteristics, $C_L = 50 \text{ pF}$ (see Note 4)

PARAMETER		vcc	SN74A		
			T _A = 25°C	MIN MAX	UNIT
			MIN MAX		
+	Output skew	$3.3~V\pm0.3~V$	1.5	1.5	
^t sk(o)		$5~V\pm0.5~V$	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 5)

PARAMETER		SN74AHC374			UNIT
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.5	1	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}	4			V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V


NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	32	pF



SCLS240D - OCTOBER 1995 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated