SCLS235D - OCTOBER 1995 - REVISED JUNE 1997

- Operating Range 2-V to 5.5-V V_{CC}
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The 'AHC373 are octal transparent D-type latches.


When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54AHC373 J OR W PACKAGE
SN74AHC373 DB, DW, N, OR PW PACKAGE
(TOP VIEW)

	(••=••,	
OE [1	20] v _{cc}
1Q [2] 8Q
1D [3	18] 8D
2D [4	17]7D
2Q [16] 7Q
3Q [6	15] 6Q
3D [7	14] 6D
4D [8	13] 5D
4Q [9	12] 5Q
GND [10	11] LE

SN54AHC373 ... FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHC373 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AHC373 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each latch)									
	INPUTS	OUTPUT							
OE	LE	D	Q						
L	Н	Н	н						
L	н	L	L						
L	L	Х	Q ₀						
н	Х	Х	z						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1


SCLS235D - OCTOBER 1995 - REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)	c)): DB package DW package	$\begin{array}{ccc} -0.5 \mbox{ V to 7 V} \\ \dots -0.5 \mbox{ V to V}_{CC} + 0.5 \mbox{ V} \\ \dots -20 \mbox{ mA} \\ \dots & \pm 20 \mbox{ mA} \\ \dots & \pm 25 \mbox{ mA} \\ \dots & \pm 75 \mbox{ mA} \\ \dots & 115^{\circ}\mbox{ C/W} \\ \dots & 97^{\circ}\mbox{ C/W} \end{array}$
	N package	
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS235D - OCTOBER 1995 - REVISED JUNE 1997

recommended operating conditions (see Note 3)

			SN54A	HC373	SN74A	HC373		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 2 V		-50		-50	μA	
IОН	High-level output current	V_{CC} = 3.3 V ± 0.3 V		-4		-4	mA	
		V_{CC} = 5 V ± 0.5 V		-8		-8	IIIA	
		$V_{CC} = 2 V$		50		50	μA	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	~^^	
		V_{CC} = 5 V ± 0.5 V		8		8	mA	
Δt/Δv		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100		
$\Delta U \Delta V$	t/∆v Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Т	4 = 25°C	;	SN54A	HC373	SN74A	HC373	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9			1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
V _{OH}		4.5 V	4.4			4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
Ц	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
loz	$V_I = V_{IH} \text{ or } V_{IL}, \qquad V_O = V_{CC} \text{ or } GND$	5.5 V			±0.25		±2.5		±2.5	μA
Icc	$V_{I} = V_{CC} \text{ or GND}, I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		6						pF



SCLS235D - OCTOBER 1995 - REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AHC373		SN74AI	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE \downarrow	4		4		4		ns
t _h	Hold time, data after LE \downarrow	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AHC373		SN74AI	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE \downarrow	4		4		4		ns
t _h	Hold time, data after LE \downarrow	1		1		1		ns



SCLS235D - OCTOBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				SN	54AHC3	73			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Тд	∖ = 25°C	;	MIN	МАХ	UNIT
	((001101)	on Admande	MIN	TYP	MAX		WAA	
^t PLH [*]	D	Q	CL = 15 pF		7.3	11.4	1	13.5	ns
^t PHL [*]		ý	0L = 13 pi		7.3 11.4 1	1	13.5	115	
^t PLH [*]	LE	Q	CL = 15 pF		7	11	1	13	ns
^t PHL [*]		ý			7	11	1	13	115
^t PZH [*]	OE	Q	C ₁ = 15 pF		7.3	11.4	1	13.5	ns
^t PZL [*]	UE	3	0 <u>[</u> = 10 pi		7.3	11.4	1	13.5	113
^t PHZ [*]	OE	Q	C _I = 15 pF		7	10	1	12	ns
^t PLZ [*]	UE	ÿ	0 <u>[</u> = 13 pi	io pi	7	10	1	12	2
^t PLH	D	Q	C _L = 50 pF		9.8	14.9	1	17	ns
^t PHL	D	ý	0L = 30 pr		9.8	14.9	1	17	115
^t PLH		Q	C _L = 50 pF		9.5	14.5	1	16.5	ns
^t PHL	LE	ý	CL = 50 pr		9.5	14.5	1	16.5	115
^t PZH	OE	Q	C _I = 50 pF		9.8	14.9	1	17	ns
^t PZL	UE	Ŷ			9.8	14.9	1	17	115
^t PHZ	ŌE	Q	$C_{\rm L} = 50 \rm pE$		9.5	13.2	1	15	ns
^t PLZ		Q	C _L = 50 pF		9.5	13.2	1	15	115

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				SN	74AHC3	73				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Τį	λ = 25°C	;	MIN	МАХ	UNIT	
	((001101)	on Admande	MIN	TYP	MAX		WAA		
^t PLH	D	Q	CL = 15 pF		7.3	11.4	1	13.5	ns	
^t PHL		y .			7.3	11.4	1	13.5	115	
^t PLH	LE	Q	CL = 15 pF		7	11	1	13	ns	
^t PHL	LL	ý			7	11	1	13	115	
^t PZH	OE	Q	C _L = 15 pF		7.3	11.4	1	13.5	ns	
^t PZL	UE	y .	0 <u>[</u> = 15 pi		7.3	11.4	1	13.5	113	
^t PHZ	OE	Q	C ₁ = 15 pF		7	10	1	12	ns	
^t PLZ	UE	3	0 <u>[</u> = 13 pi	0 <u></u> - 10 pi		7	10	1	12	113
^t PLH	D	Q	C _L = 50 pF		9.8	14.9	1	17	ns	
^t PHL	D	8	0 <u></u> - 30 pr		9.8	14.9	1	17	115	
^t PLH	LE	Q	C _L = 50 pF		9.5	14.5	1	16.5	ns	
^t PHL	LL	8	0L = 30 pi		9.5	14.5	1	16.5	115	
^t PZH	OE	Q	C _L = 50 pF		9.8	14.9	1	17	ns	
^t PZL	UE	ý	0L = 30 pr		9.8	14.9	1	17	113	
^t PHZ	ŌE	Q	C _L = 50 pF		9.5	13.2	1	15	ns	
^t PLZ		ÿ	0L = 30 pr		9.5	13.2	1	15	115	



SCLS235D - OCTOBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	1				SN	54AHC3	73		
PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	Тд	= 25°C				UNIT
	(INPUT)	(001P01)	CAPACITANCE	MIN	ТҮР	MAX	MIN	MAX	
^t PLH [*]	D	Q	Ci – 15 pE		5	7.2	1	8.5	ns
^t PHL [*]		Q	C _L = 15 pF		5	7.2	1	8.5	ns
^t PLH [*]	LE	Q	C _L = 15 pF		4.9	7.2	1	8.5	ns
^t PHL [*]		y y	CL = 13 pr		4.9	7.2	1	8.5	115
^t PZH [*]	OE	Q	C _I = 15 pF		5.5	8.1	1	9.5	ns
^t PZL [*]	UE	9	0 <u></u> = 13 pi		5.5	8.1	1	9.5	113
^t PHZ [*]	OE	Q	C _I = 15 pF		5	7.2	1	8.5	ns
^t PLZ [*]	UE	9	0 <u></u> = 13 pi		5	7.2	1	1 8.5	115
^t PLH		Q	C _L = 50 pF		6.5	9.2	1	10.5	ns
^t PHL	D	9	CL = 50 pr		6.5	9.2	1	10.5	115
^t PLH	LE	Q	C _L = 50 pF		6.4	9.2	1	10.5	ns
^t PHL		2			6.4	9.2	1	10.5	115
^t PZH		Q	C _L = 50 pF		7	10.1	1	11.5	ns
^t PZL	ŌE	2	Ο_ = 50 μΡ		7	10.1	1	11.5	115
^t PHZ	OE	Q	C _L = 50 pF		6.5	9.2	1	10.5	ns
^t PLZ		Q	0L = 50 pr		6.5	9.2	1	10.5	115

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN	74AHC3	73						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Τ ₄	λ = 25°C	;	MIN	МАХ	UNIT				
	((0011 01)		MIN	TYP	MAX		IVIAA					
^t PLH	D	Q	C _L = 15 pF		5	7.2	1	8.5	ns				
^t PHL	U	ý	CL = 15 pF		5	7.2	1	8.5	115				
^t PLH	LE	Q	C _L = 15 pF		4.9	7.2	1	8.5	ns				
^t PHL	LL	ý	0L = 15 pr		4.9	7.2	1	8.5	115				
^t PZH	OE	Q	CL = 15 pF		5.5	8.1	1	9.5	ns				
^t PZL	ÛE	3		0 <u> </u>		5.5	8.1	1	9.5	115			
^t PHZ	OE	Q	C _I = 15 pF		5	7.2	1	8.5	ns				
^t PLZ	ÛE	Ŷ	0 <u> </u>		5	7.2	1	8.5	115				
^t PLH	D	Q	C _L = 50 pF		6.5	9.2	1	10.5	ns				
^t PHL	U	Ŷ	0L = 30 pr		6.5	9.2	1	10.5	115				
^t PLH	LE	Q	C _L = 50 pF		6.4	9.2	1	10.5	ns				
^t PHL		ý	0L = 30 pr		6.4	9.2	1	10.5	115				
^t PZH	OE	Q	C _I = 50 pF		7	10.1	1	11.5	ns				
^t PZL	UE	ý			7	10.1	1	11.5	115				
^t PHZ	ŌE	0		0	0	Ē Q	C _L = 50 pF		6.5	9.2	1	10.5	ns
^t PLZ	UE	ý			6.5	9.2	1	10.5	115				



SN54AHC373, SN74AHC373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCLS235D – OCTOBER 1995 – REVISED JUNE 1997

output-skew characteristics, $C_L = 50 \text{ pF}$ (see Note 4)

ſ			SN74A		
	PARAMETER	Vcc	T _A = 25°C	MIN MAX	UNIT
			MIN MAX		
	t _{sk(o)} Output skew	$3.3~V\pm0.3~V$	1.5	1.5	
		$5~\text{V}\pm0.5~\text{V}$	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER		SN74AHC373	
			MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}	4.1		V
VIH(D)	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V


NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	18	pF



SCLS235D - OCTOBER 1995 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- $\ensuremath{\mathsf{D}}.$ The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated