SCLS233E - OCTOBER 1995 - REVISED JUNE 1997

- Inputs Are TTL-Voltage Compatible
- **EPIC[™]** (Enhanced-Performance Implanted **CMOS)** Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The 'AHCT245 allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

SN54AHCT245.	J OR W PACKAGE
SN74AHCT245 DB, D	OGV, DW, N, OR PW PACKAGE
(TC	OP VIEW)

	(,	
DIR [1	\cup_{20}]v _{cc}
A1 [2	19] OE
A2 [18] B1
A3 [17] B2
A4 [16] B3
A5 [6	15] B4
A6 [14] B5
A7 [13] B6
A8 [9	12] B7
GND [10	11	B8
			1

SN54AHCT245 ... FK PACKAGE (TOP VIEW)

	A2 DIR OE	
A3	4 3 2 1 20 19 18	B1
A4	5 17	B2
A3 A4 A5 A6 A7	☐ 6 16 	В3
A6	7 15	Β4
A7		B5
	A8 GND B8 B7 B7 B6	

The SN54AHCT245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT245 is characterized for operation from -40°C to 85°C.

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS233E - OCTOBER 1995 - REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



SCLS233E - OCTOBER 1995 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I _{IK} (V _I < 0) Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	$\begin{array}{c} -0.5 \ \text{V to 7 V} \\ -0.5 \ \text{V to 7 V} \\ -0.5 \ \text{V to 7 V} \\ -0.5 \ \text{V to V}_{\text{CC}} + 0.5 \ \text{V} \\ -20 \ \text{mA} \\ \end{array}$
	±75 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package 115°C/W
	DGV package 146°C/W
	DW package 97°C/W
	N package 67°C/W
	PW package 128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		SN54AH	CT245	SN74AHCT245		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
IOL	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCLS233E - OCTOBER 1995 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	RAMETER	ER TEST CONDITIONS		Т	λ = 25°C	;	SN54AH	CT245	SN74AH	CT245	UNIT
FA	RAMEIER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Vau		I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		v
Vai		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL		I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
I _{OZ}	A or B inputs [†]	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA
lj	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC		$V_I = V_{CC} \text{ or } GND, I_O = 0$	5.5 V			4		40		40	μA
∆ICC‡		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	OE or DIR	V _I = V _{CC} or GND	5 V		2.5	10				10	pF
Cio	A or B inputs	VI = V _{CC} or GND	5 V		4						pF

^{\dagger} For I/O ports, the parameter I_{OZ} includes the input leakage current.

[‡] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN5	4AHCT	245		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Тд	_= 25°C	;	MIN	МАХ	UNIT
	((0011 01)	0/11/10/11/11/02	MIN	TYP	MAX		WIAA	
^t PLH [*]	A or B	B or A	CL = 15 pF		4.5	7.7	1	10	ns
^t PHL*	AOIB	BUR	0L = 15 pr		4.5	7.7	1	10	115
^t PZH [*]		OE A or B	CL = 15 pF		8.9	13.8	1	16	ns
^t PZL*	OE	AUB	0L = 15 pr		8.9	13.8	1	16	115
^t PHZ*	OE	A or B	C _L = 15 pF		9.2	14.4	1	16.5	ns
^t PLZ*	UL	AUB	OL = 15 pr		9.2	14.4	1	16.5	115
^t PLH	A or B	P.or A	$C_{\rm L} = 50 \rm pE$		5.3	8.7	1	11	-
^t PHL	AOLP	B or A	CL = 50 pF		5.3	8.7	1	11	ns
^t PZH	OE	A or B	$C_{1} = 50 \text{ pF}$		9.7	14.8	1	17	-
^t PZL	UE	AUID	CL = 50 pF		9.7	14.8	1	17	ns
^t PHZ	OE	A or B	$C_{1} = 50 \text{ pE}$		10	15.4	1	17.5	
^t PLZ	UE	AUID	C _L = 50 pF		10	15.4	1	17.5	ns

* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



SCLS233E - OCTOBER 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

					SN74	4АНСТ2	245		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	т _А =	25°C		MIN	МАХ	UNIT
	((001101)	OAI AONANGE	MIN T	ΥP	MAX	WIIN	WAA	
^t PLH	A or B	B or A	CL = 15 pF		4.5	7.7	1	8.5	ns
^t PHL	A OF B	BUR	0L = 15 pr		4.5	7.7	1	8.5	115
^t PZH	OE	A or B	CL = 15 pF		8.9	13.8	1	15	ns
^t PZL		AUB			8.9	13.8	1	15	115
^t PHZ	OE	A or B	C _I = 15 pF		9.2	14.4	1	15.5	ns
^t PLZ	UE	AOIB			9.2	14.4	1	15.5	115
^t PLH	A or B	B or A	C: 50 pF	:	5.3	8.7	1	9.5	
^t PHL	AOLP	BOLA	CL = 50 pF	:	5.3	8.7	1	9.5	ns
^t PZH	OE	A or P	$C_{1} = 50 \text{ pF}$		9.7	14.8	1	16	ns
^t PZL	OE	A or B $C_L = 50 \text{ pF}$			9.7	14.8	1	16	115
^t PHZ	OE	A or B	C _I = 50 pF		10	15.4	1	16.5	ns
^t PLZ	UE	AUB	0L = 50 pF		10	15.4	1	16.5	115

output-skew characteristics, $C_L = 50 \text{ pF}$ (see Note 4)

		SN74AH	ICT245	
PARAMETER		T _A = 25°C	MIN MAX	UNIT
		MIN MAX		
t _{sk(o)} Output skew	$5~V\pm0.5~V$	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 5)

PARAMETER		SN7	UNIT		
			MIN TYP MAX		UNIT
VOH(V)	Quiet output, minimum dynamic V _{OH}		4		V
VIH(D)	High-level dynamic input voltage	2			V
VIL(D)	Low-level dynamic input voltage			0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	13	pF



SCLS233E - OCTOBER 1995 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated