- Operating Range 2-V to 5.5-V V_{CC}
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

The 'AHC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The SN54AHC245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC245 is characterized for operation from –40°C to 85°C.

SN54AHC245 . . . J OR W PACKAGE SN74AHC245 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AHC245 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbol†



 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 2):		
5	DGV package	
	DW package	97°C/W
	N package	
	PW package	
Storage temperature range, T _{stg}	. •	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54A	SN54AHC245		HC245	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
V _{IL} Low-level input voltage	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage	OE or DIR	0	5.5	0	5.5	V	
٧o	Output voltage	A or B	0	Vcc	0	Vcc	V	
		V _{CC} = 2 V		-50		-50	μΑ	
lон	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8		
		V _{CC} = 2 V		50		50	μΑ	
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8		
A+/A>c	Innut transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	20/1/	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
TA	Operating free-air temperature	·	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SN54AHC245, SN74AHC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS230D - OCTOBER 1995 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	DAMETER	TEST CONDITIONS	1,,	Т,	Δ = 25°C	;	SN54A	HC245	SN74AI	HC245	шит	
PAI	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	2		1.9		1.9			
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9			
Vон			4.5 V	4.4	4.5		4.4		4.4		V	
		I _{OH} = -4 mA	3 V	2.58			2.48		2.48			
		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8			
			2 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	3 V 0.	0.1		0.1		0.1				
VOL			4.5 V			0.1		0.1		0.1	V	
		I _{OL} = 4 mA	3 V			0.36		0.5		0.44		
	_	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44		
	A or B inputs	V V OND	5.5.7			±0.1		±1		±1		
ij	OE or DIR	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ	
l _{OZ} †		$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
Ci	OE or DIR	V _I = V _{CC} or GND	5 V		2.5	10				10	pF	
C _{io}	A or B inputs	V _I = V _{CC} or GND	5 V		4						pF	

[†]The parameter IOZ includes the input leakage current.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				SN	54AHC2	45				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT	
	(01)	(0011 01)		OAI AOITANOL	MIN .	TYP	MAX	IVIIIN	IVIAA	
^t PLH*	A or B	B or A	C: -15 pE		5.8	8.4	1	10	ns	
^t PHL*	AOIB	B or A C _L = 15 pF			5.8	8.4	1	10	115	
^t PZH*	1	OE A or B	C _L = 15 pF		8.5	13.2	1	15.5	ns	
tPZL*	OE		CL = 15 pr		8.5	13.2	1	15.5	110	
^t PHZ*	ŌĒ	A or B	C _I = 15 pF		8.9	12.5	1	15.5	ns	
^t PLZ*	OE	Α οι Β		8.9	12.5	1	15.5	113		
^t PLH	A or B	B or A	C 50 pF		8.3	11.9	1	13.5	nc	
^t PHL	AOIB	B or A C _L = 50 pF			8.3	11.9	1	13.5	ns	
^t PZH	OE	A or B	C _L = 50 pF		11	16.7	1	19	20	
^t PZL	OE	AUID	CL = 50 pF		11	16.7	1	19	ns	
^t PHZ	ŌĒ	A or B	C: - 50 pF		11.5	15.8	1	18	200	
t _{PLZ}	OE .	AUID	C _L = 50 pF		11.5	15.8	1	18	ns	

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				SN	174AHC2	245		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	(OUTPUT) CAPACITANCE $T_A = 25^{\circ}C$		C	MIN	MAX	UNIT
	(01)	(0011 01)			MAX	IVIIIN	IVIAA	
^t PLH	A or B	B or A	C _L = 15 pF	5.8	8.4	1	10	ns
^t PHL		BUIA	CL = 15 pr	5.8	8.4	1	10	110
^t PZH	<u>OE</u>	A or B	C _L = 15 pF	8.5	13.2	1	15.5	ns
t _{PZL}	OE	AOIB	OL = 13 pr	8.5	13.2	1	15.5	115
^t PHZ	ŌĒ	A or B	C _I = 15 pF	8.9	12.5	1	15.5	ns
t _{PLZ}	OE	AUID	OL = 13 pi	8.9	12.5	1	15.5	113
^t PLH	A or B	B or A	C _I = 50 pF	8.3	11.9	1	13.5	ns
^t PHL	AUIB	BUIA	CL = 50 pr	8.3	11.9	1	13.5	110
^t PZH	<u>OE</u>	A or P	C: - 50 pF	11	16.7	1	19	20
t _{PZL}	OE	A or B		11	16.7	1	19	ns
^t PHZ	ŌĒ	A or B	C _I = 50 pF	11.5	15.8	1	18	ns
t _{PLZ}	OE .	AUIB	CL = 50 pr	11.5	15.8	1	18	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			TO 1045		SN	54AHC2	45		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A =	25°C	;	MIN	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN T	ΥP	MAX	IVIIIV	IVIAA	
tPLH*	A or B	B or A	C _L = 15 pF		4	5.5	1	6.5	ns
tpHL*		BULA	CL = 15 pr		4	5.5	1	6.5	115
^t PZH*	ŌĒ	A or B	C _L = 15 pF		5.8	8.5	1	10	ns
tpzL*	OE	AUIB	CL = 15 pr		5.8	8.5	1	10	115
t _{PHZ} *	OE A or B	C _I = 15 pF		5.6	7.8	1	9.2	ns	
t _{PLZ} *	OE	AOIB	OL = 13 pr		5.6	7.8	1	9.2	110
t _{PLH}	A or B	B or A	C _I = 50 pF		5.5	7.5	1	8.5	ns
tPHL	AOIB	BOIA	CL = 30 pr		5.5	7.5	1	8.5	110
^t PZH	ŌĒ	A or P	C _I = 50 pF		7.3	10.6	1	12	20
tpzL	OE	A or B	CL = 50 pF		7.3	10.6	1	12	ns
t _{PHZ}	ŌĒ	A or B	C: - 50 pF		7	9.7	1	11	no
t _{PLZ}	OE .	AUID	C _L = 50 pF		7	9.7	1	11	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

• •	-								
PARAMETER	FROM (INPUT)	TO (OUTPUT)			√ = 25°C	;	MIN	MAV	UNIT
	(1141 01)	(SOTI ST)		MIN	TYP	MAX	IVIIIN	MAX	
^t PLH	A or B	A or B B or A C ₁ = 15 pF		4	5.5	1	6.5		
^t PHL	AOIB	BULK	C _L = 15 pF		4	5.5	1	6.5	ns
^t PZH	ŌĒ	A or B	C _I = 15 pF		5.8	8.5	1	10	ns
t _{PZL}	OE .	AUB	CL = 13 pr		5.8	8.5	1	10	115
^t PHZ	ŌĒ	A or B	C _L = 15 pF		5.6	7.8	1	9.2	ns
tPLZ	OE	AUIB	CL = 15 pr		5.6	7.8	1	9.2	115
^t PLH	A or B	B or A	C _I = 50 pF		5.5	7.5	1	8.5	ns
^t PHL	AOIB	BULA	CL = 50 pr		5.5	7.5	1	8.5	115
^t PZH	ŌĒ	A or B	C 50 pF		7.3	10.6	1	12	no
t _{PZL}	OE OE	AUID	C _L = 50 pF		7.3	10.6	1	12	ns
^t PHZ	ŌĒ	A or B	C _L = 50 pF		7	9.7	1	11	nc
^t PLZ]	AUID	OL = 50 pr		7	9.7	1	11	ns

output-skew characteristics, C_L = 50 pF (see Note 4)

Γ			SN74			
	PARAMETER	VCC	T _A = 25°C	MIN	MAX	UNIT
			MIN MA		WAX	
Γ		$3.3~\textrm{V}\pm0.3~\textrm{V}$	1.	5	1.5	20
	t _{sk(o)} Output skew	5 V ± 0.5 V		1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.



noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)


	PARAMETER			SN74AHC245			
	· · · · · · · · · · · · · · · · · · ·		TYP	MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.9		V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.9		V		
VOH(V)	Quiet output, minimum dynamic VOH		4.3		V		
V _{IH(D)}	High-level dynamic input voltage	3.5			V		
V _{IL(D)}	Low-level dynamic input voltage			1.5	V		

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S 1
tPLH/tPHL	Open
tPLZ/tPZL	VCC
tPHZ/tPZH	GND





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns. $t_f = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated