SN54HCT664, SN54HCT665, SN74HCT664, SN74HCT665 OCTAL BUS TRANSCEIVERS WITH PARITY

SCLS180

- Inputs are TTL-Voltage Compatible
- Bus Transceivers with Inverting Outputs ('HCT664) or True Outputs ('HCT665)
- Generates a Parity Bit for A Bus and B Bus
- Easily Cascadable
- Internal Active Pull-Ups and Pull-Downs
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

- These octal bus transceivers are designed for asynchronous, bidirectional communication between data buses. The devices transmit data from the A Bus to the B Bus or from the B Bus to the A Bus, depending on the level at the direction control input, DIR. The enable input, \overline{G} , can be used to disable the device so that the buses are isolated. These devices will also
- generate parity outputs, APO and BPO, which reflect the number of high levels at the A Bus and B Bus, respectively, taking into account the parity inputs API and BPI.

The bidirectional I/O ports feature active circuitry on the input stage that, when the output shared by that pin is disabled, will maintain the input in the last state taken by the output. This state will D2839, MARCH 1984-REVISED SEPTEMBER 1987

SN54HCT664, SN54HCT665JT PACKAGE
SN74HCT664, SN74HCT665 DW OR NT PACKAGE
(TOP VIEW)

DIR 🗌	1	J 24[]	Vcc
A1 []	2	23	Ğ
A2 [з	22	81
A3 []	4	21	B2
A4 🗌	5	20	B3
A5 [6	19	84
A6[7	18	B5
A7 [8	17	86
A8 [9	16	B7
BPI 🗌	10	15	B8
BPO [11	14	API
GND 🗌	12	13	APO

SN54HCT664, SN54HCT665... FK PACKAGE (TOP VIEW)



NC-No internal connection

be maintained until changed by the activity on the bus. The advantage of this arrangement is that when all outputs on the bus are disabled, the inputs will be prevented from floating, resulting in minimum power dissipation and minimum susceptibility to noise. This eliminates any need for external pull-up or pull-down resistors. The parity inputs API and BPI have similar circuitry. For further information, see the Typical Application Data on the 'HC664, and 'HC665 data sheet.

The input threshold voltages on these devices are adjusted to be TTL compatible, allowing direct interface to TTL levels on the bus or to memories with TTL output voltage levels.

The SN54HCT664 and SN54HCT665 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HCT664 and SN74HCT665 are characterized for operation from -40 °C to 85 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications por the terms of Texas lastruments standard warranty. Production processing does not necessarily include tasting of all parameters.



SN54HCT664, SN54HCT665, SN74HCT664, SN74HCT665 Octal BUS Transceivers with Parity

			FUNC	TION TA	BLE					
	TROL	NUMBER OF HIGH	NUMBER OF HIGH	ουτ	PUTS	OPERATION				
G	DIR	B BUS AND BPI	A BUS AND API	APO	890	НСТ664	"НСТ665			
		X	0, 2, 4, 6, 8	Z	н	B Data to A Bus	B Data to A Bus			
L		X	1, 3, 5, 7, 9	Z	L					
		0, 2, 4, 6, 8	X	н	Z	Ā Data to B Bus	A Data to B Bus			
ι	н	1, 3, 5, 7, 9	X	L	z					
н	X	X	X	Z	Z	Isolation	Isolation			

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



SN54HCT664, SN54HCT665, SN74HCT664, SN74HCT665 OCTAL BUS TRANSCEIVERS WITH PARITY



Pin numbers shown are for DW, JT, and NT packages.



SN54HCT664, SN54HCT665, SN74HCT664, SN74HCT665 OCTAL BUS TRANSCEIVERS WITH PARITY

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC	-0.5 V to 7 V
Input clamp current, IK (VI < 0 or VI > VCC)	
Output clamp current, I_{OK} (VO < 0 or VO > VCC)	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±35 mA
Continuous current through VCC or GND pins	±70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package	260°C
Storage temperature range –	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			1	SN54HCT664 SN54HCT665			SN74HCT664 SN74HCT665		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
Vін	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V	0		0.8	0		0.8	V
VE	Input voltage		0		Vcc	0		- v _{cc}	V
Vo	Output voltage		0	w	Vcc	0		Vcc	V
tt	Input transition (rise and fall) times		0		500	0		500	ns
TA	Operating free-air temperature		- 55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	т	A - 25	°C		1CT664 1CT665			UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
N	$V_I = V_{IH} \text{ or } V_{IL}, OH = -20 \ \mu A$	4.5 V	4.4	4.499		4.4		4.4		v
∨он	VI = VIH or VIL, IOH = -6 mA	4.5 V	3.98	4.30		3.7		3.84		,
N (-)	$V_I = V_{IH} \text{ or } V_{IL}, i_{OL} = 20 \ \mu \text{A}$	4.5 V		0.001	0.1	1	0.1		0.1	
VOL	VI = VIH or VIL, IOL = 6 mA	4.5 V		0.17	0.26		0.4		0.33	¥
4	VI = VCC or 0	5.5 V		±0.1	±100		±1000		±1000	nA
loz	VO = VCC or 0, VI = VIH or VIL	5.5 V		±0.01	±0.5	· ·	±10		±5	μA
^I CC	$V_I = V_{CC} \text{ or } 0, I_O = 0$	5.5 V			8	1	160		80	Aپ
ΔI_{CC}^{\ddagger}	One input at 0.5 V or 2.4 V Other inputs at 0 V or VCC	5.5 V		1.4	2.4		3		2.9	mA
Ci §		4.5 to		3	10		10		10	рF
'		5.5 V]		

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}. [§]This parameter, C_i , does not apply to I/O ports.



PARAMETER	FROM	то	N	TA	= 25	°C	SN54H	CT664	SN74HCT664			
	(INPUT)	(OUTPUT)	Vcc	MIN	ТҮР	MAX	MiN	MAX	MIN	MAX	UNI	
•	A or B	B or A	4.5 V		15	30		45		38		
^t pd		BOTA	5.5 V		13	27	1	41		34	ns	
t	A or B	APO or	4.5 V	1	23	46		69		58		
^t pd		BPO	5.5 V		20	41	}	62		52	ns	
• · · · · · · ·	API or	APO or	4.5 V		15	31		47		39		
^t pd	BPI	BPO	5.5 V		14	28		42		35	ns	
ten	5	A or B	4.5 V		25	51		77		64	-	
		AOrb	5.5 V		23	46		69		58	05	
tdis	៥	A or B	4.5 V		25	51		77		64		
'dis	3	Aora	5.5 V		23	46		69		58	ns	
,	DIR	A or B	4.5 V		25	51		77		64		
ten	BII	A OLD	5.5 V		23	46		69		58	ns	
•	DIR	A or B	4.5 V		25	51		77		64		
tdis	Dirt	AUTB	5.5 V		23	46		69		58	n5	
ta	-	Апу	4.5 V]	8	12		18		15		
tt			5.5 V	1	7	11		16		14	ns	
C _{pd}	Powe	r dissipation capac	itance		No load	, T _A =	25°C	-1-	6	2 pF typ		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM	то	Vcc	T _A = 25°C			SN54F	ICT664	SN74HCT664		UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
• . I	A or B	B or A	4.5 V		23	47		71		59	
^t pd	vpd A G D	DUCA	5.5 V		21	42		64		53	ns
+	A or B	APO or	4.5 V		31	63		95		79	ns
^t pd	AUB	BPO	5.5 V		28	56		85		71	
•	API or	APO or	4.5 V		24	48		73		60	
^t pd	BPI	BPO	5.5 V	1	21	43		65		54	ns
	র উ	A or B	4.5 V		34	68		103		85	
^t en	9	AULP	5.5 V	1	30	61		92		77	ns
	DIR	A or B	4.5 V		34	68		103		85	
'en	t _{en} DIR	Aorb	5.5 V	1	30	61		92		77	ពន
t.		A 94	4,5 V		17	42		63		53	
^t t		Αηγ	5.5 V		14	38		57		48	ns

Note 1: Load circuits and voltage waveforms are shown in Section 1.

For typical application data and a description of the unique input structure, see the 'HC664 series data sheet.



SN54HCT665, SN74HCT665 OCTAL BUS TRANCEIVERS WITH PARITY

	FROM	TÖ		T_	- 25	°C	SN54H	CT665	SN74HCT665		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
· · · · · · · ·	A or B	D to A	4.5 V		14	28		61		50	
^t pd	AOLP	B or A	5.5 V		12	25		42		35	n\$
	A or B	APO or	4.5 V	[23	46		69		58	
^t pd	AUD	BPO	5.5 V		20	41		62		52	ns ns
• .	API or	APO or	4.5 V		15	31		47		39	
^t pd	BPI	BPO	5.5 V		14	28		42		35	ns
	ច		4.5 V		25	51		77		64	
ten		A or B	5.5 V		23	46	l	69		58	ńS
	ច	A	4.5 V		25	51		77		64	
^t dis	G	A or B	5.5 V		23	46		69		58 ⁿ	ns
		A == 0	4.5 V	1 -	25	51		77		64	
t _{en}	DIR	AorB	5.5 V		23	46		69		58	ns
	<u> </u>	A P	4.5 V		25	51		77		64	-
tdis	DIR	A or B	5.5 V		23	46		69	l	58	ns
		A	4.5 V		8	12		18		15	
^t t			5.5 V	<u> </u>	7	11		16	L	14	ns
Cpd	Powe	er dissipation capa	citance		No load	1. TA =	25°C		6	2 pF typ	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

	FROM	то	Vcc	T _A = 25°C			SN54H	ICT665	SN74HCT665		UNIT	
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNI	
	A or B		4.5 V	1	22	45		84		69		
^t pd		BorA	5.5 V		20	40	ļ	68		56	ns	
1	A . D	APO or	4.5 V		31	63		95		79		
^t pd	A or B	BPO	5.5 V		28	56		85		71	ns	
	API or	APO or	4.5 V		24	48	1	73		60		
^t pd	BPI	BPO	5.5 V		21	43		65		54	ns	
	G		4.5 V	1	34	68		103		85		
t _{en}	G	A or B	5.5 V	ł	30	61	1	92		77	ns	
			4.5 V		34	68	1	103		85		
ten	DIR A	A or B	5.5 V		30	61		92		77	N\$	
		1	4.5 V	1	17	42	İ	63		53		
t		Any	5.5 V		14	38	-	57		48	ns	

Note 1: Load circuits and voltage waveforms are shown in Section 1.

For typical application data and a description of the unique input structure, see the 'HC664 series data sheet.

.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated