SCLS179B - MARCH 1984 - REVISED MAY 1997


- Inputs Are TTL-Voltage Compatible
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W)
 Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT)
 300-mil DIPs

description


The 'HCT652 consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select real-time or stored data transfer. A low input level selects real-time data; a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HCT652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals regardless of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

SN54HCT652...JT OR W PACKAGE SN74HCT652...DW OR NT PACKAGE (TOP VIEW)



SN54HCT652 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


The SN54HCT652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT652 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS179B - MARCH 1984 - REVISED MAY 1997



Pin numbers are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions



SN54HCT652, SN74HCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCLS179B - MARCH 1984 - REVISED MAY 1997

FUNCTION TABLE

INPUTS						DATA	\ I/O†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	X	X	Input	Input	Store A and B data
Х	Н	↑	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	\uparrow	X‡	X	Input	Output	Store A in both registers
L	Х	H or L	1	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	1	Χ	χ‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

logic symbol§



[§] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the DW, JT, NT, and W packages.




[‡] Select control = L; clocks can occur simultaneously. Select control = H; clocks must be staggered to load both registers.

SN54HCT652, SN74HCT652 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

SCLS179B - MARCH 1984 - REVISED MAY 1997

logic diagram (positive logic)



Pin numbers are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	$\dots \dots \pm 20 \text{ mA}$
Continuous output current, I _O (V _O = 0 to V _{CC})	$\dots \dots \pm 35 \text{ mA}$
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T _{sto}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SCLS179B - MARCH 1984 - REVISED MAY 1997

recommended operating conditions

			SN54HCT652			SN74HCT652			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2		16	2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V	0	PE	0.8	0		0.8	V
٧ _I	Input voltage		0	7	VCC	0		VCC	V
٧o	Output voltage		0	5	VCC	0		VCC	V
t _t	Input transition (rise and fall) time		00	7	500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETER	TEST CO	NDITIONS	V	Т	A = 25°C	;	SN54HCT652		SN74HCT652		LINUT	
PARAMETER		TEST CONDITIONS		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
VOH		VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V	
VOH		AL = AIH OLAIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		٧	
V		\/ı = \/ or \/	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	٧	
VOL		VI = VIH or VIL	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	\ \ \	
II	Control inputs	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA	
loz	A or B	$V_O = V_{CC}$ or 0, Data = V_{CC} or 0		5.5 V		±0.01	±0.5	UCX	±10		±5	μΑ	
ICC		$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	20,	160		80	μΑ	
ΔICC	-	One input at 0.5 Other inputs at 0		5.5 V		1.4	2.4	Yd	3		2.9	mA	
Ci	Control inputs			4.5 V to 5.5 V		3	10		10		10	pF	

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 1	T _A = 25°C		SN54HCT652		SN74HCT652	
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f., ,	Clock frequency	4.5 V	0	25	0	17	0	20	MHz
fclock		5.5 V	0	28	0	19	0	22	IVITZ
Γ.	Pulso duration CLKPA or CLKAR high or low		20		30	FU	25		
t _W	Pulse duration, CLKBA or CLKAB high or low	5.5 V	18		27	P. A.	23		ns
	Octors the Albertana Olikapi and Bladana Olikapi	4.5 V	15		23		19		20
tsu	Setup time, A before CLKAB↑ or B before CLKBA↑	5.5 V	14		21		17		ns
Ţ.,	Halding A affect Olivaph as B affect Olivaph	4.5 V	5		5		5		
th	Hold time, A after CLKAB↑ or B after CLKBA↑		5		5		5		ns

SN54HCT652, SN74HCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS179B - MARCH 1984 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	Vaa	T,	չ = 25°C	;	SN54H	CT652	SN74HCT652		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f			4.5 V	25	35		17		20		MHz	
f _{max}			5.5 V	28	40		19		22		IVITIZ	
	CLKBA or CLKAB	A or B	4.5 V		18	36		54		45		
	CLKBA OF CLKAB	AOrB	5.5 V		16	32		49		41	ns	
. .	A or B	B or A	4.5 V		14	27		41		34		
^t pd			5.5 V		12	24		37		31		
	004 04D [‡]	A or B	4.5 V		20	38	6	57		48		
	SBA or SAB†		5.5 V		17	34) ₂ C	51		43		
+	<u> </u>	A or B	4.5 V		25	49	0	74		61	20	
t _{en}	OEBA or OEAB	AUID	5.5 V		22	44	Q.	67		55	ns	
4		A or D	4.5 V		25	49		74		61	ns	
^t dis	OEBA or OEAB	A or B	5.5 V		22	44		67		55		
		A			9	12		18		15		
t _t		Any	5.5 V		7	11		16		14	ns	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM	то	V	T _A = 25°C			SN54HCT652		SN74HCT652		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
	CLKBA or CLKAB	A or B	4.5 V		24	53		80		66		
	CLNBA OF CLNAB		5.5 V		22	47		72		60		
.	A or B	B or A	4.5 V		22	44		70		55	ns	
^t pd	AUID	BULK	5.5 V		20	39		60		50	115	
	SBA or SAB†	A or B	4.5 V		26	55	A	83		69		
			5.5 V		24	49	2	74		62		
		A or D	4.5 V		33	66	0	100		82		
^t en	OEBA or OEAB	A or B	5.5 V		30	59	Q	90		74	ns	
		Any	4.5 V		17	42		63		53		
t _t			5.5 V		14	38		57		48	ns	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


operating characteristics, T_A = 25°C


		PARAMETER	TEST CONDITIONS	TYP	UNIT
ſ	C _{pd}	Power dissipation capacitance	No load	50	pF

PARAMETER MEASUREMENT INFORMATION





PARAI	METER	RL	CL	S1	S2	
	tPZH	1 kO	50 pF	Open	Closed	
t _{en}	tPZL	1 kΩ or 150 pF		Closed	Open	
	^t PHZ	1 k Ω	50 pF	Open	Closed	
^t dis	tPLZ	1 K22	30 pr	Closed	Open	
t _{pd} or	t _t		50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpl 7 and tpH7 are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tplH and tpHL are the same as tod.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated