SCLS176B - MARCH 1984 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- High-Current 3-State Outputs Drive Bus Lines Directly or up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W)
 Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
 300-mil DIPs


description

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HCT573A . . . J OR W PACKAGE SN74HCT573A . . . DW OR N PACKAGE (TOP VIEW)



SN54HCT573A . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HCT573A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT573A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each latch)

	INPUTS	OUTPUT			
OE	LE	D	Q		
L	Н	Н	Н		
L	Н	L	L		
L	L	Χ	Q_0		
Н	X	Χ	Z		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCLS176B - MARCH 1984 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{sto}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS176B - MARCH 1984 - REVISED MAY 1997

recommended operating conditions

					73A	SN74HCT573A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2	N.		2			V
V _{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	D. C.	0.8	0		0.8	V
٧ı	Input voltage		0	7	VCC	0		VCC	V
Vo	Output voltage		0.4	20	VCC	0		VCC	V
t _t	Input transition (rise and fall) time		0)	500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	T _A = 25°C			SN54HCT573A		SN74HCT573A		UNIT
PARAMETER			vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH	AL = AIH OL AIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7	2	3.84		
Val	\/ı	Ι _Ο L = 20 μΑ	0 μΑ		0.001	0.1		0.1		0.1	V
VOL	$V_I = V_{IH}$ or V_{IL}	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	v
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100	4	±1000		±1000	nA
loz	VO = VCC or 0		5.5 V		±0.01	±0.5	27/	±10		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	70	160		80	μΑ
ΔI _{CC} †	One input at 0.5 \ Other inputs at 0		5.5 V		1.4	2.4	d	3		2.9	mA
C _i			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa		T _A = 25°C		SN54HCT573A		SN74HCT573A		UNIT
		vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
4 Dulas direction I E bink	Pulse duration, LE high	4.5 V	20		30	NE	25		ns	
t _W	Fuise duration, LE nign	5.5 V	17		27	No.	23		115	
	Setup time, data before LE↓	4.5 V	10		15	ν.	13		ne	
t _{su}	Setup time, data before EE\$	5.5 V	9		14		12		ns	
. .	Hold time, data after LE↓	4.5 V	5		5		5		nc	
th	Hold time, data after LE↓	5.5 V	5		5		5		ns	

SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176B - MARCH 1984 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	TA	√ = 25°C	;	SN54HCT573A	SN74HCT573A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT	
	D	Q	4.5 V		25	35	53	44		
4 .	D	y	5.5 V		21	32	48	40	ns	
^t pd	LE	Any O	4.5 V		28	35	53	44	115	
		Any Q	5.5 V		25	32	48	40		
4		ŌĒ	Δην. Ο	4.5 V		26	35	53	44	20
^t en	OE	Any Q	5.5 V		23	32	48	40	ns	
+	ŌĒ	Any Q	4.5 V		23	35	53	44	ns	
^t dis	OE	Ally Q	5.5 V		22	32	48	40	115	
+.		A O	4.5 V		9	12	18	15	nc	
t _t		Any Q	5.5 V		9	11	16	14	ns	


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ом то		T	λ = 25°C	;	SN54HCT573A	SN74HCT573A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
	D	0	4.5 V		32	52	79	65	
.	D	Q	5.5 V		27	47	71	59	ns
^t pd	pd LE	Any Q	4.5 V		38	52	79	65	115
	LE		5.5 V		36	47	, 71	59	
	ŌĒ	Any O	4.5 V		33	52	O 79	65	no
^t en	OE	Any Q	5.5 V		28	47	9 71	59	ns
	A O	4.5 V		18	42	63	53	no	
t _t		Any Q	5.5 V		16	38	57	48	ns


operating characteristics, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	No load	50	pF

PARAMETER MEASUREMENT INFORMATION





PARA	PARAMETER		CL	S1	S2
	t _{PZH} 50 pF		Open	Closed	
ten t	tPZL	1 K22	or 150 pF	Closed	Open
.	tPHZ	1 k Ω	50 pF	Open	Closed
^t dis	tPLZ	1 K22	30 pr	Closed	Open
t _{pd} or t _t			50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzI and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated