SCLS169B – DECEMBER 1982 – REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The 'HCT74 contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54HCT74 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HCT74 is characterized for operation from -40° C to 85°C.

0113411017-			TAORAOL
SN74HCT74.	. D. N.	OR P	W PACKAGE
	(TOP VI	EVV)	
1CLR		14	Vcc
_		' ដ	
1D [2	13	V _{CC} 2CLR
		ь	
1CLK		12	2D
1PRE	4	11	2CLK
_			
1Q 🛛	5	10	2PRE
		6	
1Q [6	9	2Q
	-	Б	
GND	7	8	2 <mark>Q</mark>
SN54HC1	[74F	-κ P/	ACKAGE

SN54HCT74 ... J OR W PACKAGE

(TOP VIEW) S 1 20 19 2 18 2D 1CLK 17**∏** NC NC 5 1PRE 2CLK Π 16 6 NC Π7 15 NC 2PRE 1Q 8 14 l 9 10 11 12 13 0 ND N N N

NC - No internal connection

				L	
	INP	UTS		OUT	PUT
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
н	L	Х	Х	L	н
L	L	Х	Х	н†	н†
н	Н	î	н	н	L
н	Н	↑	L	L	Н
н	Н	L	Х	Q ₀	Q ₀

FUNCTION TABLE

[†] This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


SCLS169B - DECEMBER 1982 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, PW, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range[‡]

Supply voltage range, V_{CC} Input clamp current, I_{IK} (V_I < 0 or V_I > V_{CC}) (see	ee Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CO}	C) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2):		
	N package	
	PW package	170°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS169B - DECEMBER 1982 - REVISED MAY 1997

recommended operating conditions

			SN	154HCT7	4	SN74HCT74		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V_{CC} = 4.5 V to 5.5 V	2	115	1	2			V
VIL	Low-level input voltage	V_{CC} = 4.5 V to 5.5 V	0	A.F.	0.8	0		0.8	V
VI	Input voltage		0	7	VCC	0		VCC	V
Vo	Output voltage		0	50	VCC	0		VCC	V
tt	Input transition (rise and fall) time		0	3	500	0		500	ns
Т _А	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	T _A = 25°C			SN54HCT74		SN74HCT74		UNIT	
PARAWETER	TEST CO		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Vou	VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V	
∨он	VI = VIH OI VIL	I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7	W	3.84			
Ve	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	.1 V	
VOL		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	v	
lı	VI = VCC or 0		5.5 V		±0.1	±100	1	±1000		±1000	nA	
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	5.5 V			4	$\mathcal{D}_{\mathcal{N}_{\mathcal{C}}}$	80		40	μA	
∆lcc‡	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4	10yd	3		2.9	mA	
Ci			4.5 V to 5.5 V		3	10		10		10	pF	

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vee	T _A =	25°C	SN54H	ICT74	SN74H	ICT74	UNIT
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f			4.5 V	0	27	0	18	0	22	MHz
fclock	Clock frequency		5.5 V	0	30	0	20	0	24	IVITIZ
		4.5 V	16		24	1	20			
.	Pulse duration	PRE or CLR low	5.5 V	14		21	IEV.	18		ns
۱W	t _w Pulse duration	CLK high or low	4.5 V	18		27	IEL	23		
			5.5 V	16		24	5	21		
		Data	4.5 V	12		18	4	15		
	Setup time before CLK↑	Dala	5.5 V	11		16		14		
t _{su}	Setup time before CLK		4.5 V	0		8 O		0		ns
	PRE or CLR inactive	5.5 V	0		0		0		1	
+.	Hold time, data after CLK↑		4.5 V	0		0		0		
^t h			5.5 V	0		0		0		ns




SCLS169B – DECEMBER 1982 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO		Vaa	T _A = 25°C		SN54HCT74		SN74HCT74		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			4.5 V	27	40		18		22		MHz
fmax			5.5 V	30	46		20	IEI,	24		
	PRE or CLR	Q or \overline{Q}	4.5 V		21	35		53		44	
. .	PRE of CLR		5.5 V		17	31	4	2 48		40	-
^t pd	CLK	0	4.5 V		20	28)C.	42		35	ns
	ULK	Q or \overline{Q}	5.5 V		18	25	^a c	38		31	
			4.5 V		8	15	40	22		19	ns
tt		Q or \overline{Q}	5.5 V		7	14		20		17	115

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	35	pF



- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns. t_f = 6 ns.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tPLH and tPHL are the same as tpd.



PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated