D2684, DECEMBER 1982-REVISED JUNE 1989


- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable Input Simplifies Expansion
- Expandable for N-Bit Applications
- Four Distinct Functional Modes
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (\overline{G}) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, enable G should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54HC4724 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $\,^{\circ}\text{C}$. The SN74HC4724 is characterized for operation from $-40\,^{\circ}\text{C}$ to 85 $\,^{\circ}\text{C}$.



SN54HC4724 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

FUNCTION TABLE


INPU	TS G	OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
L	L,	D	QiO	Addressable Latch
L	н	a _{io}	Q _{iQ}	Memory
н	L	D	L	8-Line Demultiplexer
Н	н	L	L	Clear

LATCH SELECTION TABLE

SELE	CT IN	PUTS	LATCH
S2	S1	SO	ADDRESSED
L	Ļ	L	0
L	L	н	1
l L	Н	L	2
L	Н	Н	3
н	Ļ	L	4
н	L	н	5
Н	Н	L	6
н	н	Н	7


Texas V Instruments

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for J and N packages.

logic symbol and logic diagram, each internal latch (positive logic)



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC	0.5	V to 7 V
Input clamp current, IjK ($V_I < 0$ or $V_I > V_{CC}$)		± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)		± 20 mA
Continuous output current, Io (Vo = 0 to Vcc)		± 25 mA
Continuous current through VCC or GND pins		± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package		. 300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package		. 260°C
Storage temperature range		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	SN74HC4724			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5		-	1.5	-		
۷ін	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			L
_		V _{CC} = 2 V -	0		0.3	0	-	0.3	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
		V _{CC} = 6 V	0		1.2	0		1.2	
VΙ	Input voltage		0		Vcc	0		Vcc	>
٧o	Output voltage		0		Vcc	0		Vcc	\ \ \
		V _{CC} = 2 V	0		1000	0		1000	
t _t l	Input transition (rise and fall) times	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	<u></u>
TΑ	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLETIONS	Vcc	TA = 25°C			SN54HC4724		SN74HC4724		UNIT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	OMI
		2 V	1.9	1.998		1.9		1.9		
Voн	$V_{\parallel} = V_{\parallel H}$ or $V_{\parallel L}$, $V_{\parallel} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		v `
	$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
İ	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	v
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$	4.5 V	1	0.001	0.1		0.1	1	0.1	
VOL		6 V	ļ	0.001	0.1		0.1		0.1	
l	V _I ≠ V _{IH} or V _{IL} , I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26	T	0.4		0.33	
l _l	VI = VCC or 0	6 V		±0.1	±100		±1000	±	1000	nA
¹ CC	$V_1 = V_{CC} \text{ or } 0, I_0 = 0$	6 V			8		160		80	μД
Ci		2 to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	<u> </u>		1/4-	T _A =	25°C	SN54F	IC4724	SN74H	C4724	UNIT
			Vcc -	MIN	MAX	MIN	MAX	MIN	MAX	CIVIT
			2 V	80		120		100		
		CLR high	4.5 V	16		24		20		
) 6 V	14		20		17		
tw	Pulse duration		2 V	80		120		100		пѕ
		₫ low	4.5 V	16		24		20		
			6 V	14		20		17		!
			2 V	75		115		95		_
tsu	t _{SU} Setup time, data or address before Gt		4.5 V	15		23		19		ns
1			6 V	13		20		16		
			2 V	5		5		5		
th Hold time, data or address after G1			4.5 V	5 .		5		5	I	ns
)				5		5		5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50~pF$ (see Note 1)

DADAMETER	FROM	TO	Vcc	TA	= 25	°C	SN54HC4724		SN74HC4724		
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MiN	MAX	UNIT
			2 V		60	150		225		190	
tPHL	CLR	Any Q	4.5 V	, ,	18	30		45	ļ	38	ns
		1	6 V_	1	14	26	l	38		32	
			2 V		56	130		195		165	
tpd	Data	Any Q	4.5 V	1	17	26		39		33	ns
		1	6 V	ĺ	13	22		33		28	
			2 V		74	200		300		250	
tpd	Address	Any Q	4.5 V		21	40		60		50	ns
` [1	6 V		17	34		51		43	
-			2 V		66	170		255		215	
tpd	<u> </u>	Any Q	4.5 V		20	34		51		43	ns
. [1	6 V		16	29		43		37	
			2 V		28	75		110		95	
tt		Алу	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

No load, TA = 25°C

33 pF typ

Note 1: Load circuits and voltage waveforms are shown in Section 1.

Power dissipation capacitance per latch

 C_{pd}

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated