
- Allow Design of Either RC or Crystal Oscillator Circuits
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The 'HC4060 consist of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal-oscillator circuits. A high-to-low transition on the clock (CLKI) input increments the counter. A high level at the clear (CLR) input disables the oscillator (CLKO goes high and CLKO goes low) and resets the counter to zero (all Q outputs low).

The SN54HC4060 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HC4060 is characterized for operation from -40° C to 85°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, N, and W packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS161B - DECEMBER 1982 - REVISED MAY 1997

SN54HC4060 J OR W PACKAGE SN74HC4060 D OR N PACKAGE (TOP VIEW)										
Q _L Q _M Q _M Q _F Q _E Q _D G D G C C	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V _{CC} Q _J Q _H CLR CLKI CLKO CLKO							


SN54HC4060 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

SCLS161B - DECEMBER 1982 - REVISED MAY 1997

logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS161B - DECEMBER 1982 - REVISED MAY 1997

recommended operating conditions

			SN	SN54HC4060			SN74HC4060		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		ACC = 6 A	4.2			4.2			
	Low-level input voltage	$V_{CC} = 2 V$	0		0.5	0		0.5	
VIL		$V_{CC} = 4.5 V$	0		1.35	0		1.35	V
		ACC = 6 A	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		$V_{CC} = 2 V$	0		1000	0		1000	
tt	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	AMETER	TEST CO		Vaa	Т	A = 25°C	;	SN54H	C4060	SN74H	C4060	UNIT	
FAR		TEST COL		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
				2 V	1.9	1.998		1.9		1.9			
	All outputs	$V_I = V_{IH} \text{ or } V_{IL}$	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
∨он				6 V	5.9	5.999		5.9		5.9		V	
		VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84			
	Q outputs	VI = VIH OL VIL	I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		1	
				2 V		0.002	0.1		0.1		0.1		
	All outputs	$V_I = V_{IH} \text{ or } V_{IL}$	VI = VIH or VIL	$V_{IH} \text{ or } V_{IL} = 20 \ \mu\text{A}$	4.5 V		0.001	0.1		0.1		0.1	
VOL				6 V		0.001	0.1		0.1		0.1	V	
			$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33		
	Q outputs	outs $V_I = V_{IH} \text{ or } V_{IL}$	I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33		
Ц		$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA	
ICC		$V_{I} = V_{CC} \text{ or } 0,$	I _O = 0	6 V			8		160		80	μΑ	
Ci				2 V to 6 V		3	10		10		10	pF	



SCLS161B - DECEMBER 1982 - REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			N.	T _A = 2	25°C	SN54H	C4060	SN74H	C4060	UNIT
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	5.5	0	3.7	0	4.3	
f _{clock} Clock frequency		4.5 V	0	28	0	19	0	22	MHz	
			6 V	0	33	0	22	0	25	
		CLKI high or low	2 V	90		135		115		
			4.5 V	18		27		23		ns
	Pulse duration		6 V	15		23		20		
tw	Fuise duration		2 V	90		135		115		
		CLR high	4.5 V	18		27		23		
			6 V	15		23		20		
			2 V	160		240		200		
t _{su}	Setup time, CLR inactive before CLK	I↓	4.5 V	32		48		40		ns
			6 V	27		41		34		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	Vaa	Т	ן = 25°C	;	SN54H	C4060	SN74H	C4060	UNIT
PARAMETER	(INPUT)		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5.5	10		3.7		4.3		
f _{max}			4.5 V	28	45		19		22		MHz
			6 V	33	53		22		25		
			2 V		240	490		735		615	
^t pd	CLKI	QD	4.5 V		58	98		147		123	ns
			6 V		42	83		125		105	
			2 V		66	140		210		175	
^t PHL	CLR	Any Q	4.5 V		18	28		42		35	ns
			6 V		14	24		36		30	
		Any	2 V		28	75		110		95	
tt			4.5 V		8	15		22		19	ns
			6 V		6	30		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	88	pF



SCLS161B - DECEMBER 1982 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 6 ns, t_f = 6 ns.
 - C. For clock inputs, fmax is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




SCLS161B - DECEMBER 1982 - REVISED MAY 1997

CONNECTING AN RC OSCILLATOR CIRCUIT TO THE 'HC4060

The 'HC4060 consist of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal-oscillator circuits.

When an RC oscillator circuit is implemented, two resistors and a capacitor are required. The components are attached to the terminals as shown below:



To determine the values of capacitance and resistance necessary to obtain a specific oscillator frequency (f), use this formula:

$$f = \frac{1}{2(R1)(C)\left(\frac{0.405 R2}{R1 + R2} + 0.693\right)}$$

If R2 > R1 (i.e., R2 = 10R1), the above formula simplifies to:

$$f = \frac{0.455}{RC}$$



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated