SN54HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN7

- High-Current 3-State Output Drive Bus-Lines Directly or Up to 15 LSTTL Loads
- Bus-Structured Pinout

SCLS146

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight-bit edge-triggered D-type flip-flops enter data on the low-to-high transition of the clock.

An output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased highlogic level provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

An output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC564 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HC564 is characterized for operation from -40 °C to 85 °C.

FUNCTION TABLE (EACH FLIP-FLOP)

	NPUTS	5	Ουτρυτ
20	CLK	D	ā
L	t	н	L
L	t	L	н
L ا	L	х	α _o
н	х	x	z

D2684, DECEMBER 1982-REVISED SEPTEMBER 1987

	DW	/ OF	t N	CKAGE I PACKAGE							
(TOP VIEW)											
2D [] 3D [] 4D []	1 U 2 3 4 5	20 19 18 17 16		Vcc 10 20 30 40							
5D 🗌	6	15		รฉิ							
6D 🗌	7	14		6 <u>0</u>							
70 🗋	8	13		70							
8D 🗌	9	12		8 <u>0</u>							
GND 🗍	10	11]	CLK							

SN54HC564 . . . FK PACKAGE (TOP VIEW)



logic symbol[†]

OC (1) CLK (11)	
1D (2) 2D (3) 3D (4) 4D (5) 5D (6) 5D (7) 6D (7) 7D (8) 8D (9)	(19) (18) 20 (17) 20 (16) 40 (15) 50 (14) 60 (13) 70 (12) 80

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas leasurements standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1982, Texas Instruments Incorporated

S 154HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}
Input clamp current, Ilk (VI < 0 or VI > VCC) ± 20 mA
Output clamp current, $OK (VO < 0 \text{ or } VO > VCC)$ $\pm 20 \text{ mA}$
Continuous output current, IO (VO = 0 to VCC) $\dots $ ± 35 mA
Continuous current through VCC or GND pins ± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package 260°C
Storage temperature range 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI	SN54HC564			SN74HC564			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vçc	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
VŧH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V V	
		$V_{CC} = 6 V$	4.2			4.2				
		$V_{CC} = 2 V$	0		0.3	0		0.3		
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V	
		$V_{\rm CC} = 6 V$	0		1.2	0		1.2		
٧I	Input voltage		0		Vcc	0		Vcc	V	
٧o	Output voltage		0		Vcc	0		Vcc	V	
		$V_{CC} = 2 V$	0		1000	0		1000		
tt Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns		
		$V_{CC} = 6 V$	0		400	o		400		
TA	Operating free-air temperature		- 55		125	- 40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	TA = 25°C			SN54	HC564	SN74HC564		
		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \ \mu A$	4.5 V	4.4	4.499		4.4		4.4		1
⊻он [6 V	5.9	5. 999		5.9		5.9		v
	$V_{I} = V_{IH} \text{ or } V_{IL}$, $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -7.8$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 20 \mu\text{A}$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
	$V_{I} = V_{IH}$ or V_{IL} . IQL = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
<u> </u>	$V_{I} = V_{CC} \text{ or } 0$	6 V		±0.1	±100	F	± 1000	±	1000	nA
loz	$V_0 = V_{CC} \text{ or } 0$	6 V		±0.01	±0.5		±10		±5	μA
lcc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			8		160	_	80	μA
Ci		2 to 6 V		3	10		10		10	pF



SN54HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

		¥	Τ _Α =	SN54HC564		SN74HC564		<u> </u>	
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	0	6	0	4.2	0	5	
^f clock	f _{clock} Clock frequency	4.5 V	0	31	0	21	0	25	MHz
		6 V	0	36	0	25	0	29	
		2 V	80		120		100		
tw	Pulse duration, CLK high or low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	100		150		125		1
t _{su}	Setup time, data before CLK1	4.5 V	20		30		25		ns
		6 V	17		26		21		
		2 V	5		5	-	5		
th	Hold time, data after CLKt	erCLK† 4.5 V			5		5	i	ns
		6 V	5		5		5		1

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM	то	N	Τ¢	x = 25	°C	SN54	HC564	SN74	HC564	UNIT
PANAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	6	11		4.2		5		
fmax			4.5 V	31	36		21		25		MHz
			6 V	36	40		25		29		
			2 V		54	180		270		225	
tpd	CLK	Any 🖸	4.5 V	[18	36	Í	54		45	ns
			6 V	1	15	31	l	46		38	38
			2 V		45	150		225		190	
ten	<u>oc</u>	Any Q	4.5 V		15	30		45		38	ns
1			6 V	1	13	26		38		32	_
- 1			2 V		45	150		225		190	
^t dis	<u>oc</u>	Any Q	4.5 V		15	30		45		38	ns
			6 V		13	26]	38		32	
			2 V		28	60	{	90		75	
tt			4.5 V		8	12		18		15	ns
			6 V		6	10		15	1_	13	
C _{pd}	Power dissi	pation capacitance	per flip-flop		No load	I, TA =	25°C		10)OpFtyp	2

Note 1: Load circuits and voltage waveforms are shown in Section 1.



SN54HC564, SN74HC564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM	TO		T,	= 25	°C	SN54	HC564	SN74	HC564		
	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		T	2 V	T	75	230	ļ	345	1	290		
tpd	D	Any 🖸	4.5 V		24	46	1	69		58	пs	
		[6 V	1	21	34	[58	1	49	[
			2 V	1	57	200		300		250		
t _{en}	<u>oc</u>		4.5 V		19	40	1	60		50	ns	
]	6 V		17	34	Į	51		43	1	
			2 V		60	210		315		265	[
tt		Any Q	4.5 V		17	42	i	63		53	ns	
			6 V	1	14	36		53		45		

Note 1: Load circuits and voltage waveforms are shown in Section 1.

.



•

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated