SCLS136B - DECEMBER 1982 - REVISED MAY 1997

- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Thin Shrink
 Small-Outline (PW), and Ceramic Flat (W)
 Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
 300-mil DIPs


description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HC273 is characterized for operation from -40° C to 85 °C.

SN54HC273...J OR W PACKAGE SN74HC273...DW, N, OR PW PACKAGE (TOP VIEW)



SN54HC273 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT					
CLR	CLK	D	Q				
L	Х	Χ	L				
Н	\uparrow	Н	Н				
Н	\uparrow	L	L				
Н	L	Χ	Q_0				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)





SCLS136B - DECEMBER 1982 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)) ±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	97°C/W
N package .	67°C/W
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			AS	SN54HC273			SN74HC273			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vсс	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5			V	
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15				
		VCC = 6 V	4.2			4.2				
	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5		
VIL		V _{CC} = 4.5 V	0		1.35	0		1.35	V	
		VCC = 6 V	0		1.8	0		1.8		
٧ı	Input voltage		0		VCC	0		VCC	V	
٧o	Output voltage		0		VCC	0		VCC	V	
		V _{CC} = 2 V	0		1000	0		1000		
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns	
		VCC = 6 V	0		400	0		400		
TA	Operating free-air temperature		-55		125	-40		85	°C	



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HC273		SN74HC273		UNIT
PARAMETER	1251 00	ONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL	VI = VIH or VIL		6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A = :	25°C	SN54F	IC273	SN74H	IC273	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
			2 V	0	5	0	4	0	4	
f _{clock}	f _{clock} Clock frequency		4.5 V	0	27	0	18	0	21	MHz
			6 V	0	32	0	21	0	25	
		2 V	80		120		100			
		CLR low	4.5 V	16		24		20		ns
t _w Pul	Pulse duration		6 V	14		20		17		
	Pulse duration	CLK high or low	2 V	80		120		100		
			4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
١.	Satura tima hafara CLKA		6 V	17		25		21		
t _{su}	Setup time before CLK↑	CLR inactive	2 V	100		150		125		ns
			4.5 V	20		30		25		
			6 V	17		25		21		
		_	2 V	0		0		0		
th	Hold time, data after CLK↑		4.5 V	0		0		0		ns
			6 V	0		0		0		

SCLS136B - DECEMBER 1982 - REVISED MAY 1997


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	FROM TO		T,	λ = 25°C	;	SN54H	C273	SN74H	C273	UNIT
PARAMETER	(INPUT)		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V	5	11		4		4			
f _{max}			4.5 V	27	50		18		21		MHz	
			6 V	32	60		21		25			
^t PHL			2 V		55	160		240		200		
	CLR	Any	4.5 V		15	32		48		40	ns	
			6 V		12	27		41		34		
			2 V		56	160		240		200		
^t pd	CLK	Any	4.5 V		15	32		48		40	ns	
·			6 V		13	27		41		34		
			2 V		38	75		110		95	ns	
t _t		Any	4.5 V		8	15		22		19		
-			6 V		6	13		19		16		

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cp	Power dissipation capacitance per flip-flop	No load	35	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated