- **Combines Decoder and 3-Bit Address Latch** .
- Incorporates 2 Output Enables to Simplify Cascading
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HC237 is a three-line to eight-line decoder/ demultiplexer with latches on the three address inputs. When the latch-enable (GL) is low, the 'HC237 acts as a decoder/demultiplexer. When GL goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as GL remains high. The output enable controls, G1 and $\overline{G2}$, control the outputs independently of the select or latch-enable inputs. All of the outputs are forced low if G1 is low or $\overline{G}2$ is high. The 'HC237 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

The SN54HC237 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC237 is characterized for operation from -- 40 °C to 85°C.

logic symbols (alternatives)[‡]





SN54HC237 J PACKAGE SN74HC237 D [†] OR N PACKAGE (TOP VIEW)								
A B GL G2 G1 Y7 GND		16 15 14 13 12 12 11 10 9	VCC Y0 Y1 Y2 Y3 Y4 Y5 Y6					

SN54HC237 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

[†]Contact the factory for D availability.



[‡]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1989, Texes Instruments Incorporated

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54HC237, SN74HC237 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

	•	INF	UTS			OUTPUTS							
	ENABL	.E	5	SELECT	Γ				001	FUIS			
GL	G1	G2	С	8	Α	YO	¥1	¥2	Y3	¥4	¥5	¥6	¥7
Х	Х	н	х	Х	Х	L	L	L	L	L	Ĺ	ī.	Ľ
х	ЦL.	x	x	х	X	L	L	L	L	L	L	_ L	L
L	н	Ľ	L	Ľ	L	н	· L	L		L	Ļ	L	L
Ļ	н	L	L	L	н	L	н	L	L	L	L	L	L
L	н	L,	L	н	L,	L	L	н	Ļ	L	L	L	L
L	н	L	L	н	н	L	L	L	H_	L	L	L	L
L	Н	L	н	L	Ł	L	L	L	L	н	L	L	Ľ
L	н	L	н	L	н	L	L	L	L	L	н	L	L
Ļ	н	L	н	н	L	L	L	Ł	L	L	L	н	L
L	н	L	н	н	н	ι	L	L	L	L	L	L	Н
н	н	L	x	х	х	Outputs corresponding to stored address, L; all others, H							

FUNCTION TABLE



SN54HC237, SN74HC237 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC}
Input clamp current, IK (VI < 0 or VI > VCC) $\dots \dots \dots$
Output clamp current, I_{OK} (VO < 0 or VO > VCC) ± 20 mA
Continuous output current, I_0 (V ₀ = 0 to V _C C) ± 25 mA
Continuous current through VCC or GND pins ± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package
Storage temperature range

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

			SN	SN54HC237		SN74HC237			1
			MIN	NOM	MAX	MIN	NOM	MAX	
⊻cc	Supply voltage		2	5	6	2	5	6	
		Vcc = 2 V	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	1 3.15			3.15			V
		V _{CC} = 6 V	4.2		i	4.2	•		
		V _{CC} = 2 V	0		0.3	0		0.3	
VIL Low-level input voltage	Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
		V _{CC} = 6 V	0		1.2	0	,	1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
٧o	Output voltage		0		Vcc	0	<u> </u>	Vcc	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t Input transition (rise and fall) time	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
TA	Operating free-air temperature		- 55		125	- 40		85	°C

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Man	TA = 25°C			SN54HC237		SN74HC237		
ROBINETEN	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		ĺ
⊻он	•	6 V	5.9	5.999		5.9		5.9		v
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30	_	3.7		3.84		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 20 \ \mu\text{A}$	4.5 V	ł	0.001	0.1		0.1		0.1	
VOL		6 V]	0.001	0.1		0.1		0.1	V
	$V_{I} = V_{1H} \text{ or } V_{1L}, I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
II T	VI = VCC or 0	6 V		±0.1	±100		±1000		±1000	nA
lcc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			8		160		80	μA
Ci		2 to 6 V		3	10		10		10	ρF

SN54HC237, SN74HC237 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		N	Τ¢	<u> </u>	5°C	SN54	HC237	SN74	HC237	UNIT
		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	80			120		100		
tw	Pulse duration, GL low	4.5 V	16			24		20		ns
		6 V	14			20		17)
	·····	2 V	75			115		95		[
t _{su}	Setup time, A, B, or C before GLt	4.5 V	15			23		19		ns
		6 V	13	•		20		16		
		2 V	5			5		5		
th	Hold time, A, B, and C after GL1	4.5 V	5			5		5		ns
		6 V	5			5		5		1

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

				$T_A = 2$	TA = 25 °C SN54H		C237	SN74I	40237	UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	MIN TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	91	190		285		240	
^t pd	A, B, C	Any	4.5 V	23	38		57		48	n\$
			6 V	17	32		48	1	41	
			2 V	66	145		220		181	
tpd	<u>6</u> 2	Any	4.5 V	18	29		44	,	36	ns
			6 V	13	25	ĺ	37	Ĺ	31	
			2 V	68	145		220		181	
tpd	G1	Any	4.5 V	18	29]	44		36	กร
			6 V	14	25	1	37		31	
			2 V	92	190		285		240	
tpd	GL	Any	4.5 V	24	38		57		48	ns
			6 V	19	32		4B		41	
			2 V	38	75	<u> </u>	110		95	
t _t		Any [,]	4.5 V	. 8	15	1	22		19	ns
	!		6 V	6	13		19		16	

		· · · · · · · · · · · · · · · · · · ·	
Cpd	Power dissipation capacitance	No load, T _A = 25°C	85 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated