SN54HC193, SN74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

> SN54HC193 ... J OR W PACKAGE SN74HC193 ... D OR N PACKAGE

> > (TOP VIEW)

B Q_B

Q_A **[**] 3

UP

QC

 Q_D

GND

DOWN [

2

4

6

7

8

SN54HC193 ... FK PACKAGE (TOP VIEW)

> с с у в с у в

2 1 20 19

9 10 11 12 13

8 B

NC - No internal connection

Π5

Г

8

3

Π5

6

7

8

 Q_A

NC

UP

 Q_C

DOWN

SCLS122B - DECEMBER 1982 - REVISED MAY 1997

16 Vcc

14 CLR

13 BO

12 CO

10 C

9 D

∢

18 **Г**

17 **[**

16

15

14 🗌

()

 \cap

CLR

BO

NC

CO

LOAD

11 I LOAD


15 🛛 A

- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The 'HC193 are 4-bit synchronous, reversible, up/down binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count (clock) input (UP or DOWN). The direction of counting is determined by which count input is pulsed while the other count input is high.



A clear (CLR) input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and LOAD inputs.

These counters were designed to be cascaded without the need for external circuitry. The borrow (\overline{BO}) output produces a low-level pulse while the count is zero (all outputs low) and DOWN is low. Similarly, the carry (\overline{CO}) output produces a low-level pulse while the count is maximum (9 or 15) and UP is low. The counters can then be easily cascaded by feeding \overline{BO} and \overline{CO} to DOWN and UP, respectively, of the succeeding counter.

The SN54HC193 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74HC193 is characterized for operation from -40° C to 85° C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.



logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.




SN54HC193, SN74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

SCLS122B - DECEMBER 1982 - REVISED MAY 1997

typical clear, load, and count sequence

The following sequence is illustrated below:

- 1. Clear outputs to 0
- 2. Load (preset) to binary 13
- 3. Count up to 14, 15, carry, 0, 1, and 2
- 4. Count down to 1, 0, borrow, 15, 14, and 13



NOTES: A. CLR overrides LOAD, data, and count inputs. B. When counting up, count-down input must be high; when counting down, count-up input must be high.



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Not	e 1) ±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	e 113°C/W
N packag	e
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SN54HC193 SN74HC193 UNIT MIN NOM MAX MIN NOM MAX V 2 5 6 2 5 6 Vcc Supply voltage $V_{CC} = 2 V$ 1.5 1.5 3.15 3.15 V_{CC} = 4.5 V V Vн High-level input voltage $V_{CC} = 6 V$ 4.2 4.2 $V_{CC} = 2 V$ 0 0.5 0 0.5 1.35 V_{CC} = 4.5 V 0 1.35 VIL Low-level input voltage 0 V VCC = 6 V 0 1.8 0 1.8 0 0 V Vı Input voltage Vcc Vcc Output voltage V ٧o 0 0 Vcc Vcc V_{CC} = 2 V 0 1000 0 1000 tt‡ Input transition (rise and fall) time V_{CC} = 4.5 V 0 500 0 500 ns $V_{CC} = 6 V$ 0 400 0 400 -55 125 -40 85 °C ΤA Operating free-air temperature

recommended operating conditions

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at tt = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		N	T _A = 25°C			SN54HC193		SN74HC193		LINUT		
PARAMETER	TEST CC	ONDITIONS V _{CC}		TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VOH VI = VIH OI			2 V	1.9	1.998		1.9		1.9				
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4				
	V _{OH} V _I = V _{IH} or V _{IL}		6 V	5.9	5.999		5.9		5.9		V		
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84				
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34				
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	v		
			4.5 V		0.001	0.1		0.1		0.1			
VOL			6 V		0.001	0.1		0.1		0.1			
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33			
	I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33				
Ц	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA		
ICC	$V_{I} = V_{CC} \text{ or } 0,$	I ^O = 0	6 V			8		160		80	μA		
Ci			2 V to 6 V		3	10		10		10	pF		

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A = 2	25°C	SN54H	IC193	SN74H	IC193	UNIT
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	4.2	0	2.8	0	3.3	
fclock	Clock frequency		4.5 V	0	21	0	14	0	17	MHz
			6 V	0	24	0	16	0	19	
			2 V	120		180		150		
		CLR high	4.5 V	24		36		30		
			6 V	21		31		26		
			2 V	120		180		150		
tw	Pulse duration	LOAD low	4.5 V	24		36		30		ns
		6 V	21		31		26			
	UP or DOWN high or low	2 V	120		180		150			
		4.5 V	24		36		30			
			6 V	21		31		26		
		Data before LOAD inactive	2 V	110		165		140		
			4.5 V	22		33		28		
			6 V	19		28		24		
		CLR inactive before UP↑ or DOWN↑	2 V	110		165		140		ns
t _{su}	Setup time		4.5 V	22		33		28		
			6 V	19		28		24		
			2 V	110		165		140		
LOA	LOAD inactive before UP↑ or DOWN↑	4.5 V	22		33		28			
			6 V	19		28		24		
			2 V	5		5		5		
th	Hold time	Data after LOAD inactive	4.5 V	5		5		5		ns
			6 V	5		5		5		



switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	N N	T _A = 25°C			SN54HC193		SN74HC193		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
				2 V	4.2	8		2.8		3.3		
fmax			4.5 V	21	55		14		17		MHz	
			6 V	24	60		16		19			
			2 V		75	165		250		205		
	UP	CO	4.5 V		24	33		50		41		
			6 V		20	28		43		35	5 1 5 5 3 4	
	DOWN	BO	2 V		75	165		250		205		
			4.5 V		24	33		50		41		
4 .			6 V		20	28		43		35		
^t pd	UP or DOWN	Any Q Any Q	2 V		190	250		375		315		
			4.5 V		40	50		75		63		
			6 V		35	43		64		54		
			2 V		190	260		390		325		
	LOAD		4.5 V		40	52		78		65		
			6 V		35	44		66		55		
	CLR	Any Q	2 V		170	240		360		300	ns	
^t PHL			4.5 V		36	48		72		60		
			6 V		31	41		61		51		
		Any	2 V		38	75		110		95		
tt			4.5 V		8	15		22		19	ns	
			6 V		6	13		19		16		


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	50	pF



SN54HC193, SN74HC193 **4-BIT SYNCHRONOUS UP/DOWN COUNTERS** (DUAL CLOCK WITH CLEAR)

SCLS122B - DECEMBER 1982 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω, t_r = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated