SCLS072B - NOVEMBER 1988 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Provide Bus Interface From Multiple Sources in High-Performance Systems
- High-Current 3-State Outputs Interface Directly With System Bus
- Buffered Inputs and Outputs
- Package Options Include Ceramic Chip Carriers (FK) and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'HCT257 are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (\overline{OE}) input is at the high logic level.

The SN54HCT257 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT257 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE

	INPUTS								
ŌĒ	SELECT	DA	TA	OUTPUT Y					
OE	Ā/B	Α	В	·					
Н	Х	Х	Х	Z					
L	L	L	X	L					
L	L	Н	X	Н					
L	Н	Х	L	L					
L	Н	Х	Н	Н					

SN54HCT257 . . . J PACKAGE SN74HCT257 . . . N PACKAGE (TOP VIEW)



SN54HCT257 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS072B - NOVEMBER 1988 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J and N packages.

logic diagram (positive logic)



Pin numbers shown are for the J and N packages.



SCLS072B - NOVEMBER 1988 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	\dots –0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): N package	78°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SN	54HCT2	57	SN	74HCT2	57	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	\$ 5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2	13	//	2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V	0	PA	0.8	0		0.8	V
٧ı	Input voltage		0	1	VCC	0		VCC	V
٧o	Output voltage		0	2	VCC	0		VCC	V
t _t	Input transition (rise and fall) time		0	7	500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	T _A = 25°C			SN54HCT257		SN74HCT257		UNIT
PARAMETER			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH	AI = AIH OL AIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
Voi	VI = VIH or VIL	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
V _{OL}		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0,	VI = VIH or VIL	5.5 V		±0.01	±0.5	<i>\(\)</i>	±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8	376	160		80	μΑ
∆l _{CC} ‡	One input at 0.5 V Other inputs at 0 o		5.5 V		1.4	2.4	OHO	3		2.9	mA
C _i			4.5 V to 5.5 V		3	10		10*		10	pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SCLS072B - NOVEMBER 1988 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	λ = 25°C	;	SN54H	CT257	SN74H	CT257	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	V	4.5 V		20	30		45		38	
.	AUB	ı	5.5 V		17	27		40		34	
^t pd	Ā/B	Y	4.5 V		20	30		45		38	ns
			5.5 V		17	27		40		34	
		Y	4.5 V		20	30	. 4	45		38	20
^t en	ŌĒ		5.5 V		17	27	ζ),	40		34	ns
.	ŌĒ	Y	4.5 V		20	30	700	45		38	20
^t dis			5.5 V		17	27	y,	40		34	ns
t _t		Any	4.5 V		8	15		22		19	20
			5.5 V		7	14		21		17	ns

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	V	T _A = 25°C			SN54HCT257	SN74HCT257	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
	A or B	Y	4.5 V		22	38	57	48	ns
	AOrB		5.5 V		19	35	53	44	
^t pd	Ā/B	Y	4.5 V		22	38	57	48	
			5.5 V		19	35	53	44	
4	ŌĒ	Y	4.5 V		23	40	\$ 60	50	no
^t en	OE OE		5.5 V		20	38	57	48	ns
t _t		Any	4.5 V		17	42	63	53	no
			5.5 V		14	38	57	48	ns

operating characteristics, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	13	pF


SCLS072B - NOVEMBER 1988 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



PARAI	PARAMETER		CL	S1	S2	
	tPZH	1 k Ω	50 pF or	Open	Closed	
ten	tPZL	1 K22	150 pF	Closed	Open	
	tPHZ	1 k Ω	50 pF	Open	Closed	
^t dis	tPLZ	1 K22	30 pr	Closed	Open	
t _{pd} or	t _t	ı	50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS
OUTPUT AND 3-STATE BIDIRECTIONAL I/O
PROPAGATION DELAY TIME

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\Omega} = 50 \Omega$, $t_{r} = 6 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated