
SCLS069C - NOVEMBER 1988 - REVISED MAY 1997


- Inputs Are TTL-Voltage Compatible
- High-Current 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These bus buffer gates feature independent line drivers with 3-state outputs. Each output is disasbled when the associated output-enable (\overline{OE}) input is high.

The SN54HCT125 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HCT125 is characterized for operation from -40° C to 85°C.






SN54HCT125 . . . J OR W PACKAGE

SN54HCT125 . . . FK PACKAGE (TOP VIEW)

8 3 Y


7

GND



NC - No internal connection

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS069C - NOVEMBER 1988 - REVISED MAY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
N package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN54HCT125			SN74HCT125			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2	, M	15	2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V	0	R	0.8	0		0.8	V
VI	Input voltage		0	1	VCC	0		VCC	V
VO	Output voltage		0	20	VCC	0		VCC	V
tt	Input transition (rise and fall) time		0	5	500	0		500	ns
ТĄ	Operating free-air temperature		-55		125	-40		85	°C



SCLS069C - NOVEMBER 1988 - REVISED MAY 1997

electrical characteris	ics over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

PARAMETER	TEST CONDITIONS		Vaa	T _A = 25°C		SN54HCT125		5 SN74HCT125			
PARAMETER			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
Vон	VI = VIH OL VIL	I _{OH} = -6 mA	4.5 V	3.98	4.3		3.7		3.84		v
Vo		l _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	IOL = 6 mA	4.5 V		0.17	0.26		0.4		0.33	v
lj	$V_I = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC} \text{ or } 0,$	$V_I = V_{IH} \text{ or } V_{IL}$	5.5 V		±0.01	±0.5	4	±10		±5	μΑ
lcc	$V_I = V_{CC} \text{ or } 0,$	I <mark>O</mark> = 0	5.5 V			8	$\gamma_{n_{c}}$	160		80	μΑ
∆lCC‡	One input at 0.5 V Other inputs at 0 of	,	5.5 V		1.4	2.4	Odd	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10*		10	pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vee	T,	₄ = 25°C	;	SN54HCT	T125	SN74H	CT125	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
÷ .	А	Y	4.5 V		15	26		39		33	ns	
чра	t _{pd} A	Ŷ	Ť	5.5 V		12	23		35		30	115
+		Y	4.5 V		18	28	4	42		35	ns	
ten	OE		1	5.5 V		15	25	PP	38		31	115
+		Y	4.5 V		15	26	<i>د</i> ک	39		33	ns	
^t dis	OE		5.5 V		13	23	201	35		30	115	
		Anv	4.5 V		8	15	R	22		19	ns	
tt		Any	5.5 V		7	14	/	21		17	115	

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vee	Т	λ = 25°C	;	SN54HC	T125	SN74H	CT125	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
+ .	А	V	4.5 V		19	36		58		46	ns			
^t pd	~	Т	1	I	I	I	5.5 V 16	16	32	4	48		42	115
+		X	v	4.5 V		25	40	7	60		50	-		
^t en	OE	T	5.5 V		21	35	NG	53		43	ns			
		A. 1914	4.5 V		17	42	00	63		53				
tt		Any	5.5 V		14	38	Ph	57		48	ns			

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	35	pF



SCLS069C - NOVEMBER 1988 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns. t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated