SN54HC594, SN74HC594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS SCLS040B – DECEMBER 1982 – REVISED MAY 1997

- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers
- High-Current Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

The 'HC594 contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage

register. Separate clocks and direct overriding

clear (RCLR, SRCLR) inputs are provided on both

the shift and storage registers. A serial $(Q_{H'})$

Both the shift register (RCLK) and storage register

(SRCLK) clocks are positive edge triggered. If

both clocks are connected together, the shift

register is always one count pulse ahead of the

output is provided for cascading purposes.

$\begin{array}{c} \text{SN54HC594} \dots \text{J OR W PACKAGE} \\ \text{SN74HC594} \dots \text{D OR N PACKAGE} \\ \text{(TOP VIEW)} \\ \\ \begin{array}{c} \text{Q}_{\text{B}} & \begin{bmatrix} 1 & 16 \\ 1 & 16 \end{bmatrix} \text{V}_{\text{CC}} \\ \text{Q}_{\text{C}} & \begin{bmatrix} 2 & 15 \\ 3 & 14 \end{bmatrix} \text{Q}_{\text{A}} \\ \text{Q}_{\text{D}} & \begin{bmatrix} 3 & 14 \end{bmatrix} \text{SER} \end{array}$

 $\begin{array}{c|c} Q_{E} \begin{bmatrix} 4 & 13 \end{bmatrix} \hline RCLR \\ Q_{F} \begin{bmatrix} 5 & 12 \end{bmatrix} RCLK \\ Q_{G} \begin{bmatrix} 6 & 11 \end{bmatrix} SRCLK \\ Q_{H} \begin{bmatrix} 7 & 10 \end{bmatrix} \overline{SRCLR} \\ GND \begin{bmatrix} 8 & 9 \end{bmatrix} Q_{H'} \end{array}$

SN54HC594 . . . FK PACKAGE (TOP VIEW)

v a c 3 2 1 20 19 Q_D ́18Г SER 17 RCLR QE 5 16 🛛 NC NC 6 Q_F Π7 15 RCLK Q_{G} 14 SRCLK 8 9 10 11 12 13 SRCLR Ŭ Ŭ

NC - No internal connection

The parallel $(Q_A - Q_H)$ outputs have high-current capability. $Q_{H'}$ is a standard output. The SN54HC594 is characterized for operation over the full military temperature range of -55°C to 125°C. The

SN74HC594 is characterized for operation from -40°C to 85°C.

description

storage register.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

1

SN54HC594, SN74HC594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS SCLS040B – DECEMBER 1982 – REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.



12 RCLK -10 SRCLR 11 SRCLK R 0 14 SER -<u>15</u> Q_A 1D 3R > C1 **> C3** С \cap R 3S 2S R 2R 3R 1 - Q_B > C2 > C3 \cap R 3S 2S R 2R 3R 2 - QC > C2 O**⊳ C**3 R 3S R 2S 3R 2R > C2 > C3 \cap R 3S 2S R 2R 3R 4 Q_E > C2 **> C3** R 3S 2S R С 2R 3R 5 – Q_F > C2 > C3 \cap R 3S 2S R 6 Q_G 2R 3R > C2 > C3 R 3S R 2S 3R 2R 7 – QH > C2 > C3 R 3S 9 – Q_H′

logic diagram (positive logic)

Pin numbers shown are for the D, J, N, and W packages.



SN54HC594, SN74HC594 **8-BIT SHIFT REGISTERS** WITH OUTPUT REGISTERS

SCLS040B - DECEMBER 1982 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC} Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1) Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1) Continuous output current, I_O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND	±20 mA ±20 mA ±35 mA
Package thermal impedance, θ _{JA} (see Note 2): D package N package	113°C/W
Storage temperature range, T _{stg}	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN	154HC59	94	SN74HC594		UNIT	
			MIN	NOM	MAX	MIN NOM MAX			UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15		~	3.15			V
		V _{CC} = 6 V	4.2	4	21	4.2			
VIL	Low-level input voltage	V _{CC} = 2 V	0	Ē	0.5	0		0.5	
		V _{CC} = 4.5 V	0	2	1.35	0		1.35	V
		V _{CC} = 6 V	0	S	1.8	0		1.8	
VI	Input voltage		0	2	VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature	-	-55		125	-40		85	°C



SN54HC594, SN74HC594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS040B - DECEMBER 1982 - REVISED MAY 1997

PARAMETER	TEST CONDITIONS		N	Т	A = 25°C	;	SN54F	IC594	SN74HC594		UNIT
PARAMETER			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
∨он	$V_I = V_{IH} \text{ or } V_{IL}$	Q _{H'} , I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		V
		$Q_A - Q_H$, $I_{OH} = -6 \text{ mA}$		3.98	4.3		3.7		3.84		
		Q _{H'} , I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2	EW	5.34		
		$Q_{A}-Q_{H}, I_{OH} = -7.8 \text{ mA}$		5.48	5.8		5.2	EU	5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1	4	0.1		0.1	
			4.5 V		0.001	0.1	C>	0.1		0.1	
			6 V		0.001	0.1	201	0.1		0.1	
VOL		Q _H ′, I _{OL} = 4 mA	4.5 V		0.17	0.26	SPC C	0.4		0.33	V
		$Q_A - Q_H$, $I_{OL} = 6 \text{ mA}$			0.17	0.26	/	0.4		0.33	
		Q _{H'} , I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
		Q_A-Q_H , $I_{OL} = 7.8 \text{ mA}$	0.		0.15	0.26		0.4		0.33	
lı	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)



SN54HC594, SN74HC594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS SCLS040B – DECEMBER 1982 – REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T _A =	25°C	SN54F	IC594	SN74F	IC594	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	5	0	3.3	0	4	
fclock	Clock frequency		4.5 V	0	25	0	17	0	20	MHz
			6 V	0	29	0	20	0	24	
			2 V	100		150		125		
		SRCLK or RCLK high or low	4.5 V	20		30		25		
÷	Pulse duration		6 V	17		25		21		ns
tw	Fulse duration		2 V	100		150		125		115
		SRCLR or RCLR low	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	90		135	W	110		
		SER before SRCLK [↑]	4.5 V	18		27	VIE	22		ns
			6 V	15		23	RE	19		
		SRCLK↑ before RCLK↑†	2 V	90		135	' F	110		
			4.5 V	18		27		22		
			6 V	15		23		19		
		SRCLR low before RCLK1	2 V	50		Q 75		63		
t _{su}	Setup time		4.5 V	10		15		13		
			6 V	9		13		11		
			2 V	20		20		20		
		SRCLR high (inactive) before SRCLK1	4.5 V	10		10		10		
			6 V	10		10		10		
			2 V	5		5		5		
		RCLR high (inactive) before SRCLK↑	4.5 V	5		5		5		
			6 V	5		5		5		
			2 V	5		5		5		
t _h	Hold time, SER a	fter SRCLK [↑]	4.5 V	5		5		5		ns
			6 V	5		5		5		

[†] This setup time ensures the output register sees stable data from the shift-register outputs. The clocks may be tied together, in which case the output register is one clock pulse behind the shift register.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54HC594, SN74HC594 **8-BIT SHIFT REGISTERS** WITH OUTPUT REGISTERS

SCLS040B - DECEMBER 1982 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)		Т	₄ = 25° Ω	;	SN54H	IC594	SN74H	IC594	UNIT
PARAMETER	(INPUT)		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	8		3.3		4		
f _{max}			4.5 V	25	35		17		20		MHz
			6 V	29	40		20		24		
			2 V		50	150		225		185	
	SRCLK	Q _H ′	4.5 V		20	30		45		37	
+ .			6 V		15	25		38		31	20
^t pd		Q _A –Q _H	2 V		50	150		225		185	ns
	RCLK		4.5 V		20	30		45		37	
			6 V		15	25	4	2 38		31	
	SRCLR	Q _H ′	2 V		50	150	(C)	225		185	
			4.5 V		20	30	$\gamma_{Q_{\ell}}$	45		37	
t =			6 V		15	25	N.	38		31	ns
^t PHL	RCLR	Q _A –Q _H	2 V		50	125	1	185		155	
			4.5 V		20	25		37		31	
			6 V		15	21		31		26	
			2 V		38	75		110		95	
		Q _H ′	4.5 V		8	15		22		19	
+.			6 V		6	13		19		16	ns
tt			2 V		38	60		90		75	
		Q _A –Q _H	4.5 V		8	12		18		15	
			6 V		6	10		15		13	

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	Vaa	Τį	ς = 25°C	;	SN54HC5	594	SN74H	C594	UNIT
FARAMETER	(INPUT)		Vcc	MIN	TYP	MAX	MIN N	ΛAΧ	MIN	MAX	UNIT
^t pd			2 V		90	200		300		250	
	RCLK	Q _A –Q _H	4.5 V		23	40		60		50	ns
			6 V		19	34	4	51		43	
	RCLR	Q _A –Q _H	2 V		90	200	5	300		250	250
^t PHL			4.5 V		23	40	دع د	60		50	ns
			6 V		19	34	γ_{Q}	51		43	
			2 V		45	210	R	315		265	
tt		Q _A –Q _H	4.5 V		17	42	1	63		53	ns
			6 V		13	36		53		45	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	395	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





PARAMETER MEASUREMENT INFORMATION

- - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω, t_r = 6 ns, t_f = 6 ns.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated