SN54HC132, SN74HC132 **QUADRUPLE POSITIVE-NAND GATES** WITH SCHMITT-TRIGGER INPUTS

SCLS034C - DECEMBER 1982 - REVISED MAY 1997

- **Operation From Very Slow Input** Transitions
- **Temperature-Compensated Threshold** Levels
- **High Noise Immunity**
- Same Pinouts as 'HC00
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals. The 'HC132 perform the Boolean function $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The SN54HC132 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC132 is characterized for operation from -40°C to 85°C.

SN54HC132 J OR W PACKAGE
SN74HC132 D, DB, OR N PACKAGE
(TOP VIEW)

	••••			,
1A [1B [1Y [2A [2B [2Y [GND]	3 4 5 6	σ	12 11] 4A] 4Y] 3B

SN54HC132 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)									
INP	UTS	OUTPUT							
Α	В	Y							
Н	Н	L							
L	Х	н							
x	L	н							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SCLS034C - DECEMBER 1982 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range[‡]

Supply voltage range, V _{CC}	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
DB package	158°C/W
N package	
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS034C – DECEMBER 1982 – REVISED MAY 1997

recommended operating conditions

			SI	SN54HC132			54HC132 SN74HC132			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
VIH	VIH High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
		V _{CC} = 2 V	0		0.5	0		0.5		
VIL Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	V		
	V _{CC} = 6 V	0		1.8	0		1.8			
VI	Input voltage		0		VCC	0		VCC	V	
Vo	Output voltage		0		VCC	0		VCC	V	
ТĄ	Operating free-air temperature		-55		125	-40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HC132		SN74HC132		UNIT
PARAMETER	TEST CC	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
VOH	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
			2 V	0.7	1.2	1.5	0.7	1.5	0.7	1.5	
V _{T+}			4.5 V	1.55	2.5	3.15	1.55	3.15	1.55	3.15	V
			6 V	2.1	3.3	4.2	2.1	4.2	2.1	4.2	
			2 V	0.3	0.6	1	0.3	1	0.3	1	
V _T -			4.5 V	0.9	1.6	2.45	0.9	2.45	0.9	2.45	V
			6 V	1.2	2	3.2	1.2	3.2	1.2	3.2	
			2 V	0.2	0.6	1.2	0.2	1.2	0.2	1.2	
$V_{T+} - V_{T-}$			4.5 V	0.4	0.9	2.1	0.4	2.1	0.4	2.1	V
			6 V	0.5	1.3	2.5	0.5	2.5	0.5	2.5	
l	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	I <mark>O</mark> = 0	6 V			2		40		20	μA
Ci			2 V to 6 V		3	10		10		10	pF



SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SCLS034C – DECEMBER 1982 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	Т	λ = 25°C	;	SN54H	IC132	SN74H	IC132	UNIT
FARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		Y	2 V		60	120		186		156	
^t pd	A or B		4.5 V		18	25		37		31	ns
			6 V		14	21		32		27	
			2 V		28	75		110		95	
tt	t _t A	Any	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	20	pF



- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns. t_f = 6 ns.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated