- Contains D-type Flip-Flops with Preset and Clear, NAND, NOR, and Inverter Gates
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

The SN54HC7074 and SN74HC7074 are each comprised of the following sections:

Two inverters

One 2-input NOR gate

One 2-input NAND gate

Two D-type flip-flops

They perform the Boolean functions shown under the respective function table.

The D-type flip-flops are positive-edge-triggered and are functionally similar to the SN54HC74 and SN74HC74. A low level at the PRE or CLR inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54HC7074 is characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to  $125\,^{\circ}$ C. The SN74HC7074 is characterized for operation from  $-40\,^{\circ}$ C to  $85\,^{\circ}$ C.

### SN54HC7074, SN74HC7074 6-SECTION MULTIFUNCTION (NAND, INVERT, NOR, FLIP-FLOP) CIRCUITS D2831, MARCH 1984-REVISED SEPTEMBER 1987



NC-No internal connection

PRODUCTION DATA documents contain information current as of publication data. Preducts conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1984, Texas Instruments Incorporated

## S 154HC7074, SN74HC7074 6-Section Multifunction (NAND, INVERT, NOR, FLIP-FLOP) CIRCUITS

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagrams (positive logic)

INVERTERS



FUNCTION TABLE							
(EACH INVERTER)							
INPUT OUTPUT							
A	Y						
Н	L						
L	н						

positive logic: Y = Ā

2-INPUT NAND GATE



Pin numbers shown are for DW, JT, and NT packages.

FUNCTION TABLE							
INPU	ITS	OUTPUT					
Α	8	Y					
Н	н	L					
L	x	н					
х	L	н					

positive logic:  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$ 





logic diagrams (positive logic)



The detail above, and the composite logic symbol to the left, apply to both flip-flops.

### FUNCTION TABLE (EACH D FLIP-FLOP)

			r		
	INP	OUT	PUTS		
PRE	CLR	CLK	D	Q	Q
L	н	х	х	н	L
н	L	х	х	Ĺ	н
Ł	L	x	х	н∙	н٩
н	н	t	н	н	L
н	н	t	L	L	н
н	н	L	х	Q <sub>0</sub>	ā

•This configuration is nonstable; i.e., it will not persist when either PRE or CLR returns to the inactive (high) level.

#### 2-INPUT NOR GATE



FUNCTION TABLE

INPUTS	OUTPUT
A B	Y
нх	L
хн	L
LL	н

positive logic:  $Y = \overline{A} + \overline{B}$  or  $Y = \overline{A} \cdot \overline{B}$ 

Pin numbers shown are for DW, JT, and NT packages.



## SN54HC7074, SN74HC7074 6-Section Multifunction (Nand, Invert, Nor, Flip-Flop) circuits

### absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage, VCC
Input clamp current, I/K (VI < 0 or VI > VCC) $\dots \dots \dots$
Output clamp current, IOK (VO < 0 or VO > VCC ±20 mA
Continuous output current, IO (VO = 0 to VCC) $\dots \dots \dots$
Continuous current through VCC or GND pins ±50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package
Storage temperature range

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN	SN54HC7074		SN	74HC70	)74		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
∀ін	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V	
		$V_{CC} = 6 V$	4.2			4.2				
		$V_{CC} = 2 V$	0		0.3	0		0.3		
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V	0		0.9	0		0.9	v	
		Vcc = 6 V	0		1.2	0		1.2		
٧ı	Input voltage		0		Vcc	0		Vcc	۷	
٧o	Output voltage		0		Vcc	0		Vcc	V	
		$V_{\rm CC} = 2 V$	0		1000	0		1000		
tt	Input transition (rise and fall) times	V <sub>CC</sub> = 4.5 V	0		500	0		500	ns	
		$V_{CC} = 6 V$	0		400	0		400		
TA	Operating free-air temperature		- 55		125	-40		85	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TA = 25°C			SN54HC7074		SN74HC7074		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -20 \mu\text{A}$	4.5 V	4.4	4.499		4.4		4.4		
Voн		6 V	5.9	5.999		5.9		5.9		V
	$V_{I} = V_{IH} \text{ or } V_{IL}$ , $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{I} = V_{IH}$ or $V_{IL}$ , $I_{OL} = 20 \mu A$	4.5 V		0.001	0.1	1	0.1	ł	0.1	
VOL		6 V		0.001	0.1		0.1		0.1	v
	$V_{I} = V_{IH}$ or $V_{IL}$ , $I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26	1	0.4		0.33	
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
4	VI = VCC or 0	6 V		±0.1	±100		± 1000	±	1000	nA
lcc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			4	1	80		40	μA
Ci		2 to 6 V		3	10		10		10	ρF



## SN54HC7074, SN74HC7074 6-Section multifunction (NAND, INVERT, NOR, FLIP-FLOP) CIRCUITS

			V	TA -	25 °C	SN54H	IC7074	SN74H	C7074	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	5.5	0	3.7	0	4.5	
fclock Clock frequency			4.5 V	0	28	0	19	0	22	MHz
			6 V	0	31	0	21	0	25	
		CLK high	2 V	90		135		110		
		or	4.5 V	18		26		23		
	tw Pulse duration	CLR low	6 V	16		24		20		
t <sub>w</sub> Pulse duration	Fulse duration	PRE low	2 V	100		150		125		ns
		or	4.5 V	20		30		25		
		CLR low	6 V	17		25		21		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
	Setup time		6 V	17		25		21		
tsu	before CLK1	PRE high	2 V	25		38		31	~~~	ns
		or	4.5 V	5		8		6		
		PRE low	6 V	4		7		5		
			2 V	5		5		5		
th	Hold time, data after C	LKT	4.5 V	5		5		5		ns
			6 V	5		5		5		

## timing requirements for each D-type flip-flop over recommended operating free-air temperature range (unless otherwise noted)

# switching characteristics for each D-type flip-flop over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM	то		τ,	- 25	°C	SN54H	IC7074	SN74H	IC7074	UNIT
FANAMEICN	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
[ ·			2 V	5.5	10		3.7		4.5		
fmax			4.5 V	28	50		19		22		MHz
			6 V	31	60		21		25		
			2 V		45	175	T T	263		219	
t <sub>pd</sub>	CLK		4.5 V		15	35	ĺ	53		44	ns
			6 V		13	30	ļ	45		38	
	PRE		2 V		45	230		345		288	
<sup>t</sup> pd	or		4.5 V		15	46		69		58	ns
	CLR		6 V		13	39	ļ	59		49	

Cpd	Power dissipation capacitance per flip-flop	No load, $T_A = 25^{\circ}C$	40 pF typ
	:		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



## SN54HC7074, SN74HC7074 6-Section Multifunction (NAND, INVERT, NOR, FLIP-FLOP) CIRCUITS

# switching characteristics for gates and inverters over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM	то	Vaa	T A	= 25	°C	SN54F	IC7074	SN74H	IC7074	
	(INPUT)	(OUTPUT)	Vcc	MiN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		24	90		135		115	
<sup>t</sup> pd	A or B	Y	4.5 V		9	18		27		23	ns
			6 V		7	15		23		20	
			2 V		38	75		110		95	·
tt		Y	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

C .	Power dissipation capacitance per NAND or NOR gate		27 pF typ
∽pd	Power dissipation capacitance per inverter	No load, $T_A = 25 ^{\circ}C$	20 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



### TYPICAL APPLICATION DATA

FIGURE 1. CLOCK AND RESET GENERATION FOR MICROPROCESSOR-BASED SYSTEM



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated