SCLS027

SN54HC4514, SN74HC4514 4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES D2684, DECEMBER 1982-REVISED JUNE 1989

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

 Dependable Texas Instruments Quality and Reliability

description

These devices present two output options of a 4-line to 16-line decoder with latched inputs. The 'HC4514 presents a high level at the selected output.

These devices consist of four storage latches with common latch enable (LE) and inhibit (\overline{G}) inputs. When a low signal is applied to the LE input, the input data is stored, decoded, and presented to the output. When \overline{G} is high, all sixteen 'HC4514 outputs are at a low logic level.

The SN54HC4514 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HC4514 is characterized for operation from -40 °C to 85 °C.

FUNCTION	TABLE
----------	-------

	1	NPU	тѕ			OUTPUT	OUTPUTS				
LE	G	D	С	В	Α	SELECTED	0019015				
н	L	L	L	L	٦	0					
н	Ł	L	L	L	н	1					
н	Ĺ	L	L	н	L	2					
н	L	٤	Ł	н	н	3					
н	L	L	н	L	L	4					
н	Ł	L	Н	L	н	5	Selected				
н	L	L	Н	н	L	6	Output = H				
H	Ł	L	н	н	н	7	All others = L				
н	L	н	L	L	L	8					
н	L	н	L	L	н	9					
н	L	н	L	н	L	10					
н	L	н	L	н	н	11					
н	L	н	н	L	L	12					
н	L	н	н	L	н	13					
н	L	н	Н	н	L	14					
н	L	Н	н	н	н	15					
X	н	Х	Х	Х	Х		All = L				
L	Ĺ	x	х	x	х	All outputs remain in state existing before LEI					

SN54HC4514 . . . JT PACKAGE SN74HC4514 . . . DW OR NT PACKAGE (TOP VIEW) 23 🗌 Ğ A [2 22 🗌 D в 🛛 з Y7 ∏4 21 🛛 C Y6 🛛 5 20 Y 10 Y5 🗍6 19 Y11 Y4 🛛 7 18 🗍 Y 8 Y3 [8 17 Y9 Y1 🗍 9 16 Y14 Y2 []10 15 Y15 YO [11 14 Y12 GND [12 13 🗌 Y13

\$N54HC4514 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



logic symbols (alternatives)[†]

.



¹These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



-

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC
Input clamp current, IIK (VI < 0 or VI > VCC) ± 20 mA
Output clamp current, I_{OK} (VO < 0 or VO > VCC) ± 20 mA
Continuous output current, IQ (VO = 0 to VCC) $\dots \dots \dots$
Continuous current through VCC or GND pins ±50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

			SN54HC4514			SN74HC4514			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	٧
	· · · · · · · · · · · · · · · · · · ·	$V_{CC} = 2 V$	1.5		4	1.5			
⊻н	High-level input voltage	$V_{CC} = 4.5 V$	3.15		Ē.	3.15			V
		$V_{CC} = 6 V$	4.2		NEVIEW	4.2			
VII Low-level input voltage		V _{CC} = 2 V	0	6	0.3	0		0.3	
	Low-level input voltage	$V_{CC} = 4.5 V$	0	~	0.9	0		0.9	V
		$V_{CC} = 6 V$	0	- - 	1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0	£	Vcc	0		Vcc	V
t _t Input ti		V _{CC} = 2 V	0	~	1000	0		1000	
	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
•		V _{CC} = 6 V	0		400	0		400	
Тд	Operating free-air temperature		- 55		125	-40		85	°C

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T	A = 25	°C	SN54H	IC4514	SN74HC4514		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
∨он	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \ \mu A$	4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		v
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7	2	3.84		
	$V_{ } = V_{ }$ or $V_{ }$, $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2	<u>1</u>	5.34		
		2 V		0.002	0.1		∂ 0.1		0.1	
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$	4.5 V		0.001	0.1	6	10.1 Hay 0.1		0.1	1
VOL		6 V		0.001	0.1	~	0.1		0.1	v
	$V_{I} = V_{IH} \text{ or } V_{IE}, I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26	<u> </u>	0.4		0.33	
ľ	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26	Γğ	0.4		0.33	
	$V_{I} = V_{CC} \text{ or } 0$	6 V		±0.1	±100	1.4	± 1000		± 1000	nA
ⁱ cc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			8	_م_	160		80	μA
Ci		2 to 6 V		3	10		10		10	pF



.

	PARAMETER		T _A = 25°C		SN54HC4514		SN74HC4514		UNIT
	FARAWETER	Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw Pulse duration, LE high	2 V	80		119		100	-		
	4.5 V	16		24	ź	20		n 5	
		6 V	14		20	VEW	17		
		2 V	100		149	a de la	125		ns
tsu	Setup time, A thru D before LEI	4.5 ∨	20		30	<u> </u>	25	5	
		6 V	17		30	,	21		
		2 V	5		2	3	5		
t _h Hold ti	Hold time, A thru D before LEI	4.5 V	5		45		5		ns
		6 V	5		5		5		

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

PARAMETER	FROM	то	то	T _A = 25°C			SN54HC45	4 SN74	SN74HC4514	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MA	X MIN	MAX	UNIT
			2 V		115	230	34	3	290	
tpd	A thru D	Алу	4.5 V		23	46	6	9	58	ns
			6 V		20	39		7	49	
			2 V		115	230	PREV 5	3	290	
^t pd	LE	Any	4.5 V		23	46	<u>i</u> 6	9	58	ns
			6 V		20	39	<u>ح</u> ة إ	8	49	
			2 V		88	175	<u> </u>	1	221	
tpd	ច	Any	4.5 V	1	18	35	S 52	2	44	ns
			6 V		15	30	ン つ つ し し つ つ の よ 4	4	37	
		1	2 V		38	75	11	0	95	
tt		Any	4.5 V		8	15	2	2	19	ns
			6 V		6	13	1	9	16	
Cpd	Powe	Power dissipation capacitance				d, TA =	25 °C	e	50 pF typ	

Note 1: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated