SCLS005B - MARCH 1984 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Eight D-Type Flip-Flops in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HCT374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74HCT374 is characterized for operation from -40° C to 85° C.

_	(each flip-flop)												
	INPUTS		OUTPUT										
OE	CLK	D	Q										
L	\uparrow	Н	Н										
L	\uparrow	L	L										
L	H or L	Х	Q ₀										
н	Х	Х	Z										

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54HCT374 J OR W PACKAGE
SN74HCT374 DW OR N PACKAGE
(TOP VIEW)


	(,	
OE	1	U 20]v _{cc}
1Q	2	19] 8Q
1D	3	18] 8D
2D	4	17] 7D
2Q	5	16] 7Q
3Q	6	15] 6Q
3D	7	14] 6D
4D	8	13] 5D
4Q	9	12] 5Q
GND	10	11] CLK

SN54HCT374 . . . FK PACKAGE (TOP VIEW)




SCLS005B - MARCH 1984 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{stg}	. –65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS005B - MARCH 1984 - REVISED MAY 1997

recommended operating conditions

			SN	54HCT3	74	SN74HCT374		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2			2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	0		0.8	0		0.8	V
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
tt	Input transition (rise and fall) time		0		500	0		500	ns
ТА	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	'A = 25°C	;	SN54H	CT374	SN74H	CT374	UNIT
PARAMETER			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Vou	VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
∨он		I _{OH} =6 mA	4.5 V	3.98	4.3		3.7		3.84		v
Ve		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	v
lı	VI = VCC or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	AO = ACC or 0		5.5 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	5.5 V			8		160		80	μA
∆lCC‡	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 1	25°C	SN54H	CT374	SN74H	CT374	UNIT	
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
f	Clock frequency	4.5 V	0	31	0	21	0	25	MHz	
fclock	Clock frequency	5.5 V	0	36	0	23	0	28	IVITIZ	
•	Pulse duration, CLK high or low	4.5 V	16		24		20		ns	
tw		5.5 V	14		22		18			
	Setup time, data before $CLK \uparrow$	4.5 V	20		30		25			
^t su		5.5 V	17		27		23		ns	
.	Hold time, data after CLK \uparrow	4.5 V	10		10		10			
th		5.5 V	10		10		10		ns	



SCLS005B - MARCH 1984 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	ן = 25°C	;	SN54H	CT374	SN74H	CT374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			4.5 V	31	36		21		25		MHz
fmax			5.5 V	36	40		23		28		
÷ .	CLK	Any Q	4.5 V		30	36		54		45	ns
^t pd	ULK		5.5 V		25	32		49		41	115
	OE	Any Q	4.5 V		26	30		45		38	
t _{en}			5.5 V		23	27		41		34	ns
t	OE	Any Q	4.5 V		23	30		45		38	ns
^t dis	OE		5.5 V		22	27		41		34	115
+.			4.5 V		10	12		18		15	
tt		Any Q	5.5 V		9	11		16		14	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	то		ς = 25°C	;	SN54H	CT374	SN74H	CT374	UNIT
FARAWETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
• .	t _{pd} CLK Any Q	Amy O	4.5 V		40	46		69		58	
^t pd		Any Q	5.5 V		35	41		62		52	ns
	OE	Amy O	4.5 V		34	40		60		50	-
^t en	OE	Any Q	5.5 V		29	36		54		45	ns
		Any Q	4.5 V		18	42		63		53	
t			Any Q	5.5 V		16	38		57		48


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	85	pF



SCLS005B - MARCH 1984 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



- E. The outputs are measured one at a time with one input transition per measurement.
- F. tp_{I 7} and tp_{H7} are the same as t_{dis} .
- G. tpzL and tpzH are the same as t_{en} .
- H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated