CES097 - APRIL 1997

		VVI	пэ	STAT SCI
 Member of the Texas Instruments Widebus[™] Family 		BB PA (TOP \		
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	2Y2 [1Y2 [] 1Y3] 2Y3
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required 	GND [2Y1 [1Y1 [3 4	78 77] GND] 1Y4] 2Y4
Diode on Inputs Clamps Overshoot	V _{CC}] V _{CC}
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A1 [A2 [GND [7 8	74 73] 1Y5] 2Y5] GND
 Packaged in Plastic 300-mil Thin Shrink Small-Outline Package 	A3 [A4 [GND [11	71 70] 1Y6] 2Y6] GND
description	A5 [13	68] 1Y7
This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V V_{CC} operation.	A6 [V _{CC} [A7 [15	66] 2Y7] V _{CC}] 1Y8
Diodes to V_{CC} have been added on the inputs to clamp overshoot.	A8 [GND [17 18	64 63] 2Y8] GND
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.	A9 [OE1 [OE2 [20	61] 1Y9] 2Y9] 1Y10
The outputs, which are designed to sink up to 12 mA, include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.	A10 [GND [A11 [23	58	2Y10 GND 1Y11
To ensure the high-impedance state during power up or power down, the output-enable (OE) input	A12 [^V CC [25 26	56 55] 2Y11] V _{CC}
should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.	A13 [A14 [GND [28	53 52] 1Y12] 2Y12] GND
The SN74ALVCHS162830 is characterized for operation from –40°C to 85°C.	A15 [A16 [GND [31	50] 1Y13] 2Y13] GND
	A17 [A18 [33	48 47] 1Y14] 2Y14
	V _{CC} [35		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2Y18 [

1Y18 [

GND [

1Y17 🛛

2Y17 Г 39 40

36

37

38

45 1Y15

44 2Y15

43 GND

42 1Y16

41 2Y16

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1997, Texas Instruments Incorporated

SCES097 – APRIL 1997

FUNCTION TABLE								
	INPUTS		OUTI	PUTS				
OE1	OE2	OE2 A 1Yn						
L	Н	Н	Н	Z				
L	н	L	L	Z				
н	L	Н	Z	Н				
н	L	L	Z	L				
L	L	Н	н	Н				
L	L	L	L	L				
Н	Н	Х	Z	Z				

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	-0.5 V to V_{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _{CC} < V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SN74ALVCHS162830 **1-BIT TO 2-BIT ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES097 – APRIL 1997

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
	High lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
VIH	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v	
M.		V_{CC} = 2.3 V to 2.7 V		0.7	V	
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
VI	Input voltage		0	VCC	V	
Vo	Output voltage		0	VCC	V	
		$V_{CC} = 2.3 V$				
ЮН	H High-level output current	$V_{CC} = 2.7 V$		-8	mA	
		$V_{CC} = 3 V$				
		V _{CC} = 2.3 V		6		
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA	
		$V_{CC} = 3 V$	12			
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES097 - APRIL 1997

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

PA	RAMETER	TEST CONDITIONS		Vcc	MIN	TYP†	MAX	UNIT	
V		I _I = -18 mA		2.3 V			-1.2	V	
VIK		lj = 18 mA		2.3 V			V _{CC} +1.2	v	
		I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2					
		I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9				
Vari			V _{IH} = 1.7 V	2.3 V	1.7			v	
VOH	IOH = -6 mA	V _{IH} = 2 V	3 V	2.4			v		
	I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2					
	I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2					
	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2			
		I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
			V _{IL} = 0.7 V	2.3 V			0.55	V	
VOL	I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V			0.55	v		
		I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V				0.6	
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8		
II		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		V _I = 0.7 V		2.3 V	45				
		$V_{I} = 1.7 V$ $V_{I} = 0.8 V$ $V_{I} = 2 V$ $V_{I} = 0 \text{ to } 3.6 V^{\ddagger}$		2.3 V	-45			μA	
ll(hold)	1			3 V	75				
				3 V	-75				
				3.6 V			±500		
loz lcc		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
		V _I = V _{CC} or GND,	I _O = 0	3.6 V	3.6 V		40	μA	
∆ICC		One input at $V_{CC} - 0.6$ Other inputs at V_{CC} or		2.3 V to 3.6 V			750	μA	
Ci	Control inputs Data inputs	V _I = V _{CC} or GND		3.3 V		6.5 7		pF	
Co	Outputs	V _O = V _{CC} or GND		3.3 V		7.5		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	= V _{CC} ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	1.7	4.4		4	1.7	3.5	ns
^t en	OE	Y	1	6.2		5.7	1	4.8	ns
^t dis	OE	Y	2.2	6.4		5.4	1.7	5.2	ns




SN74ALVCHS162830 **1-BIT TO 2-BIT ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES097 - APRIL 1997

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	ONDITIONS	± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT				
					TYP	TYP				
		Outputs enabled	$c_{1} = 0$	f = 10 MHz	50	54	рF			
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	CL = 0,	$C_L = 0, \qquad f = 10 \text{ MHz}$		$\frac{1}{2}$		8	8	рг



SCES097 – APRIL 1997




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPHL and tPLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES097 - APRIL 1997



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPHL and tPLH are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated