

# SN74HSTL16918 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES096A – APRIL 1997 – REVISED APRIL 1997

- Member of the Texas Instruments Widebus™ Family
- Inputs Meet JEDEC HSTL Standard JESD8-6
- Packaged in Plastic Thin Shrink Small-Outline Package

## description


This 9-bit to 18-bit D-type latch is designed for 3.15-V to 3.45-V  $V_{CC}$  operation. HSTL levels are expected on the data (D) inputs; LVTTL levels are driven on the Q outputs.

The SN74HSTL16918 is particularly suitable for driving an address bus to two banks of memory. Each bank of nine outputs is controlled with its own latch-enable ( $\overline{LE}$ ) input.

Each of the nine D inputs is tied to the inputs of two D-type latches, which provide true data (Q) at the outputs. While  $\overline{LE}$  is low, the Q outputs of the corresponding nine latches follow the D inputs. When  $\overline{LE}$  is taken high, the Q outputs are latched at the levels set up at the D inputs.

The SN74HSTL16918 is characterized for operation from  $-40^{\circ}\text{C}$  to  $90^{\circ}\text{C}$ .

DGG PACKAGE  
(TOP VIEW)



FUNCTION TABLE

| INPUTS          |   | OUTPUT          |
|-----------------|---|-----------------|
| $\overline{LE}$ | D | Q               |
| L               | H | H               |
| L               | L | L               |
| H               | X | $Q_0^{\dagger}$ |

$^{\dagger}$  Output level before the indicated steady-state input conditions were established

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# SN74HSTL16918 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES096A – APRIL 1997 – REVISED APRIL 1997

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|   |                            |
|---|----------------------------|
| Supply voltage range, $V_{CC}$  | –0.5 V to 4.6 V            |
| Input voltage range, $V_I$ (see Note 1)                                     | –0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, $V_O$ (see Note 1)                                    | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )                                 | –50 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 2) | ±50 mA                     |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )                  | ±50 mA                     |
| Continuous current through each $V_{CC}$ or GND                             | ±100 mA                    |
| Package thermal impedance, $\theta_{JA}$ (see Note 3)                       | 89°C/W                     |
| Storage temperature range, $T_{stg}$  | –65°C to 150°C             |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .  
3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

## recommended operating conditions (see Note 4)

|           |                                | MIN      | NOM  | MAX                | UNIT |
|-----------|--------------------------------|----------|------|--------------------|------|
| $V_{CC}$  | Supply voltage                 | 3.15     |      | 3.45               | V    |
| $V_{REF}$ | Reference voltage              | 0.68     | 0.75 | 0.9                | V    |
| $V_I$     | Input voltage                  | 0        |      | 1.5                | V    |
| $V_{IH}$  | High-level input voltage       | All pins |      | $V_{REF} + 100$ mV | V    |
| $V_{IL}$  | Low-level input voltage        | All pins |      | $V_{REF} - 100$ mV | V    |
| $I_{OH}$  | High-level output current      |          |      | –24                | mA   |
| $I_{OL}$  | Low-level output current       |          |      | 24                 |      |
| $T_A$     | Operating free-air temperature | –40      |      | 90                 | °C   |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



# SN74HSTL16918

## 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES096A – APRIL 1997 – REVISED APRIL 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |                | TEST CONDITIONS                       |   | MIN | TYP† | MAX  | UNIT          |
|-----------|----------------|---------------------------------------|---|-----|------|------|---------------|
| $V_{IK}$  |                | $V_{CC} = 3.15\text{ V}$ ,            | $I_I = -18\text{ mA}$                     |     |      | -1.2 | V             |
| $V_{OH}$  |                | $V_{CC} = 3.15\text{ V}$ ,            | $I_{OH} = -24\text{ mA}$                  | 2.4 |      |      | V             |
| $V_{OL}$  |                | $V_{CC} = 3.15\text{ V}$ ,            | $I_{OL} = 24\text{ mA}$                   |     |      | 0.5  | V             |
| $I_I$     | Control inputs | $V_{CC} = 3.45\text{ V}$              | $V_I = 0\text{ or }1.5\text{ V}$          |     |      | 5    | $\mu\text{A}$ |
|           | Data inputs    |                                       | $V_I = 0\text{ or }1.5\text{ V}$          |     |      | 5    |               |
|           | $V_{REF}$      |                                       | $V_{REF} = 0.68\text{ V or }0.9\text{ V}$ |     |      | 90   |               |
| $I_{CC}$  |                | $V_{CC} = 3.45\text{ V}$ ,            | $V_I = 0\text{ or }1.5\text{ V}$          |     | 50   | 100  | mA            |
| $C_i$     | Control inputs | $V_{CC} = 0\text{ or }3.3\text{ V}$ , | $V_I = 0\text{ or }3.3\text{ V}$          |     | 2    |      | pF            |
|           | Data inputs    | $V_{CC} = 0\text{ or }3.3\text{ V}$ , | $V_I = 0\text{ or }3.3\text{ V}$          |     | 2    |      |               |
| $C_o$     | Outputs        | $V_{CC} = 0$ ,                        | $V_O = 0$                                 |     | 4    |      | pF            |

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

|          |  |                                   | $V_{CC} = 3.3\text{ V} \pm 0.15\text{ V}$ |     | UNIT |
|----------|--|-----------------------------------|---|-----|------|
|          |  |                                   | MIN                                       | MAX |      |
| $t_w$    | Pulse duration, $\overline{LE}$ low          |                                   | 3   |     | ns   |
| $t_{su}$ | Setup time, D before $\overline{LE}\uparrow$ |                                   | 2   |     | ns   |
| $t_h$    | Hold time                                    | D after $\overline{LE}\uparrow$   | 1   |     | ns   |
|          |  | D after $\overline{LE}\downarrow$ |   | 0   |      |

switching characteristics over recommended operating free-air temperature range,  $V_{REF} = 0.75\text{ V}$

| PARAMETER | FROM<br>(INPUT) | TO<br>(OUTPUT) | $V_{CC} = 3.3\text{ V} \pm 0.15\text{ V}$ |     | UNIT |
|-----------|-----------------|----------------|---|-----|------|
|           |                 |                | MIN                                       | MAX |      |
| $t_{pd}$  | D               | Q              | 2   | 3.9 | ns   |
|           | $\overline{LE}$ |                | 2.1                                       | 4.1 |      |


PRODUCT PREVIEW



# SN74HSTL16918 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES096A – APRIL 1997 – REVISED APRIL 1997

## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 1 \text{ ns}$ ,  $t_f \leq 1 \text{ ns}$ .
  - C. The outputs are measured one at a time with one transition per measurement.
  - D.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.