9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES096A - APRIL 1997 - REVISED APRIL 1997

- Member of the Texas Instruments
 Widebus™ Family
- Inputs Meet JEDEC HSTL Standard JESD8-6
- Packaged in Plastic Thin Shrink Small-Outline Package


description

This 9-bit to 18-bit D-type latch is designed for 3.15-V to 3.45-V V_{CC} operation. HSTL levels are expected on the data (D) inputs; LVTTL levels are driven on the Q outputs.

The SN74HSTL16918 is particularly suitable for driving an address bus to two banks of memory. Each bank of nine outputs is controlled with its own latch-enable (LE) input.

Each of the nine D inputs is tied to the inputs of two D-type latches, which provide true data (Q) at the outputs. While \overline{LE} is low, the Q outputs of the corresponding nine latches follow the D inputs. When \overline{LE} is taken high, the Q outputs are latched at the levels set up at the D inputs.

The SN74HSTL16918 is characterized for operation from –40°C to 90°C.



FUNCTION TABLE

INP	JTS	OUTPUT
LE	D	Q
L	Н	Н
L	L	L
Н	Χ	Q ₀ †

†Output level before the indicated steady-state input conditions were established




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 2)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	89°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3.15		3.45	V
VREF	Reference voltage		0.68	0.75	0.9	V
٧ _I	Input voltage		0		1.5	V
V_{IH}	High-level input voltage	All pins	V _{REF} +100 mV			V
V _{IL}	Low-level input voltage	All pins	ins V _{REF} -100 mV		V	
ІОН	High-level output current				-24	mA
loL	Low-level output current		24			IIIA
TA	Operating free-air temperature		-40		90	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT		
٧ıK		$V_{CC} = 3.15 \text{ V},$	$I_I = -18 \text{ mA}$			-1.2	V	
Vон		$V_{CC} = 3.15 \text{ V},$	I _{OH} = -24 mA	2.4			V	
VOL		$V_{CC} = 3.15 \text{ V},$	I _{OL} = 24 mA			0.5	V	
	Control inputs	V _{CC} = 3.45 V	V _I = 0 or 1.5 V			5		
ΙΙ	Data inputs		V _I = 0 or 1.5 V			5	μΑ	
	VREF		V _{REF} = 0.68 V or 0.9 V			90		
Icc		$V_{CC} = 3.45 \text{ V},$	V _I = 0 or 1.5 V		50	100	mA	
C.	Control inputs	$V_{CC} = 0 \text{ or } 3.3 \text{ V},$	$V_{I} = 0 \text{ or } 3.3 \text{ V}$		2		n.E	
Ci	Data inputs	$V_{CC} = 0 \text{ or } 3.3 \text{ V},$	V _I = 0 or 3.3 V		2	·	pF	
Co	Outputs	$V_{CC} = 0$,	VO = 0		4	Ö	pF	

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = 3.3 V ± 0.15 V		UNIT
			MIN	MAX	
t _W	Pulse duration, LE low		3		ns
t _{su}	Setup time, D before LE↑		2		ns
4. 11	Hold time	D after LE↑	1		20
th		D after LE↓		0	ns

switching characteristics over recommended operating free-air temperature range, $V_{REF} = 0.75 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V		UNIT
	(1141 01)	(6611 61)	MIN	MAX	
	D	0	2	3.9	
^t pd	LE	g	2.1	4.1	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 1 ns. $t_f \leq$ 1 ns.
- C. The outputs are measured one at a time with one transition per measurement.
- D. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated