

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Checks Parity
- Able to Cascade With a Second SN74ALVCH16903
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 12-bit universal bus driver is designed for 3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16903 has dual outputs and can operate as a buffer or an edge-triggered register. In both modes, parity is checked on APAR, which arrives one cycle after the data to which it applies. The \overline{YERR} output, which is produced one cycle after APAR, is open drain.

MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the positive transition of the clock (CLK) input and when the clock-enable (\overline{CLKEN}) input is low, data set up at the A inputs is stored in the internal registers. On the positive transition of CLK and when \overline{CLKEN} is high, only data set up at the 9A–12A inputs is stored in their internal registers. When MODE is high, the device operates as a buffer and data at the A inputs passes directly to the outputs. 11A/ \overline{YERR} serves a dual purpose; it acts as a normal data bit and also enables \overline{YERR} data to be clocked into the \overline{YERR} output register.

When used as a single device, parity output enable (\overline{PAROE}) must be tied high; when parity input/output (PARI/O) is low, even parity is selected and when PARI/O is high, odd parity is selected. When used in pairs and \overline{PAROE} is low, the parity sum is output on PARI/O for cascading to the second SN74ALVCH16903. When used in pairs and \overline{PAROE} is high, PARI/O accepts a partial parity sum from the first SN74ALVCH16903.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

\overline{OE}	1	56	CLK
1Y1	2	55	1A
1Y2	3	54	11A/ \overline{YERR}
GND	4	53	GND
2Y1	5	52	11Y1
2Y2	6	51	11Y2
V_{CC}	7	50	V_{CC}
3Y1	8	49	2A
3Y2	9	48	3A
4Y1	10	47	4A
GND	11	46	GND
4Y2	12	45	12A
5Y1	13	44	12Y1
5Y2	14	43	12Y2
6Y1	15	42	5A
6Y2	16	41	6A
7Y1	17	40	7A
GND	18	39	GND
7Y2	19	38	APAR
8Y1	20	37	8A
8Y2	21	36	\overline{YERR}
V_{CC}	22	35	V_{CC}
9Y1	23	34	9A
9Y2	24	33	MODE
GND	25	32	GND
10Y1	26	31	10A
10Y2	27	30	PARI/O
\overline{PAROE}	28	29	\overline{CLKEN}

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16903 3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH DUAL AND 3-STATE OUTPUTS

SCES095 – MARCH 1997

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the 24 outputs and \overline{YERR} in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operation of the device. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16903 is characterized for operation from 0°C to 70°C.

Function Tables

FUNCTION						
INPUTS					OUTPUTS	
\overline{OE}	MODE	\overline{CLKEN}	CLK	A	$1Y_n^\dagger - 8Y_n^\dagger$	$9Y_n^\dagger - 12Y_n^\dagger$
L	L	L	\uparrow	H	H	H
L	L	L	\uparrow	L	L	L
L	L	H	\uparrow	H	Y_0	H
L	L	H	\uparrow	L	Y_0	L
L	H	L	X	H	H	H
L	H	L	X	L	L	L
H	X	L	X	X	Z	Z

$^\dagger n = 1, 2$

PARITY FUNCTION						
INPUTS						OUTPUT \overline{YERR}
\overline{OE}	$\overline{PAROE}^\ddagger$	$11A/\overline{YERR}^\S$	PARI/O	Σ OF INPUTS $1A - 10A = H$	APAR	
L	H	L	L	0, 2, 4, 6, 8, 10	L	H
L	H	L	L	1, 3, 5, 7, 9	L	L
L	H	L	L	0, 2, 4, 6, 8, 10	H	L
L	H	L	L	1, 3, 5, 7, 9	H	H
L	H	L	H	0, 2, 4, 6, 8, 10	L	L
L	H	L	H	1, 3, 5, 7, 9	L	H
L	H	L	H	0, 2, 4, 6, 8, 10	H	H
L	H	L	H	1, 3, 5, 7, 9	H	L
H	X	X	X	X	X	H
L	X	H	X	X	X	H

‡ When used as a single device, \overline{PAROE} must be tied high.

§ Valid after appropriate number of clock pulses have set internal register

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):		
DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

NOTES:

1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN74ALVCH16903

3.3-V 12-BIT UNIVERSAL BUS DRIVER

WITH DUAL AND 3-STATE OUTPUTS

SCES095 – MARCH 1997

recommended operating conditions (see Note 4)

				MIN	MAX	UNIT
V _{CC}	Supply voltage			3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V		2		V
V _{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V			0.8	V
V _I	Input voltage			0	V _{CC}	V
V _O	Output voltage			0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 3 V	PARI/O	−12		mA
			Y port	−24		
I _{OL}	Low-level output current	V _{CC} = 3 V	PARI/O	12		mA
			Y port	24		
			YERR output	24		
Δt/Δv	Input transition rise or fall rate			0	10	ns/V
T _A	Operating free-air temperature			0	70	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	Y port	I _{OH} = −100 μA	3 V to 3.6 V	V _{CC} −0.2		V	
		I _{OH} = −12 mA, V _{IH} = 2 V	3 V	2.4			
		I _{OH} = −24 mA, V _{IH} = 2 V	3 V	2			
	PARI/O	I _{OH} = −12 mA, V _{IH} = 2 V	3 V	2			
V _{OL}	Y port	I _{OL} = 100 μA	3 V to 3.6 V	0.2		V	
		I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V	0.55			
	PARI/O	I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V	0.55			
	YERR output	I _{OL} = 24 mA	3 V	0.5			
I _I		V _I = V _{CC} or GND	3.6 V	±5		μA	
I _I (hold)		V _I = 0.8 V	3 V	75		μA	
		V _I = 2 V		−75			
		V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OH}	YERR output	V _O = V _{CC}	0 to 3.6 V	±10		μA	
I _{OZ} §		V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}		One input at V _{CC} −0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			pF	
	Data inputs						
C _O	YERR output	V _O = V _{CC} or GND	3.3 V			pF	
	Data outputs						
C _{io}	PARI/O	V _O = V _{CC} or GND	3.3 V			pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency								MHz
t _w	Pulse duration, CLK↑								ns
t _{su}	Setup time	1A–12A before CLK↑	Register mode						ns
		1A–10A before CLK↑	Buffer mode						
		APAR before CLK↑	Register mode						
			Buffer mode						
		PARI/O before CLK↑	Both modes						
		11A/YERREN before CLK↑	Buffer mode						
		CLKEN before CLK↑	Register mode						
t _h	Hold time	1A–12A after CLK↑	Register mode						ns
		1A–10A after CLK↑	Buffer mode						
		APAR after CLK↑	Register mode						
			Buffer mode						
		PARI/O after CLK↑	Register mode						
			Buffer mode						
		11A/YERREN after CLK↑	Buffer mode						
		CLKEN after CLK↑	Register mode						

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}										MHz
t _{pd}	Buffer mode	A	Y							ns
	Both modes	CLK	YERR							
			PARI/O							
		MODE	Y							ns
t _{pd} [†]	Both modes	CLK	PARI/O							ns
t _{PLH}	Register mode	CLK	Y							ns
t _{PHL}										
t _{en}	Both modes	OE	Y							ns
		PAROE	PARI/O							
t _{dis}	Both modes	OE	Y							ns
		PAROE	PARI/O							
t _{PLH}	Both modes	OE	YERR							ns
t _{PHL}										

[†] The load for this parameter has been specified by Hewlett-Packard Company. This parameter is warranted but not production tested.

PRODUCT PREVIEW

SN74ALVCH16903

3.3-V 12-BIT UNIVERSAL BUS DRIVER

WITH DUAL AND 3-STATE OUTPUTS

SCES095 – MARCH 1997

simultaneous switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ and $R_L = 10 \Omega$ (unless otherwise noted) (see Figure 2)[†]

PARAMETER		FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}^{\dagger}	Register mode	CLK	Y							ns
t_{PHL}^{\dagger}										

[†] All outputs switching

[‡] This parameter is warranted but not production tested.

operating characteristics, $T_A = 25^\circ\text{C}$


PARAMETER			TEST CONDITIONS	$V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$	UNIT
				TYP	TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 0, \quad f = 10 \text{ MHz}$			pF
		Outputs disabled				

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND

\overline{YERR}	S1
t_{PHL} (see Note H)	6 V
t_{PLH} (see Note I)	6 V




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. t_{PHL} is measured at 1.5 V.
 - I. t_{PLH} is measured at $V_{OL} + 0.3 \text{ V}$.

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16903
 3.3-V 12-BIT UNIVERSAL BUS DRIVER
 WITH DUAL AND 3-STATE OUTPUTS
 SCES095 – MARCH 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 C. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.