

SN74ALVCHG162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES094 – FEBRUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Sub-Micron Process
- A-Port Outputs Have Equivalent 50-Ω Series Resistors and B-Port Outputs Have Equivalent 20-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

description

The SN74ALVCHG162282 is an 18-bit to 36-bit registered bus exchanger. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3 V) V_{CC} operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (\overline{SEL}) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output-enable (\overline{OE}) and direction-control (DIR) input. DIR is registered to synchronize the bus direction changes with the clock.

DBB PACKAGE
(TOP VIEW)

V_{CC}	1	80	V_{CC}
GND	2	79	GND
2B9	3	78	1B10
1B9	4	77	2B10
2B8	5	76	1B11
GND	6	75	GND
1B8	7	74	2B11
2B7	8	73	1B12
1B7	9	72	2B12
V_{CC}	10	71	V_{CC}
2B6	11	70	1B13
1B6	12	69	2B13
2B5	13	68	1B14
1B5	14	67	2B14
GND	15	66	GND
2B4	16	65	1B15
1B4	17	64	2B15
2B3	18	63	1B16
1B3	19	62	2B16
V_{CC}	20	61	V_{CC}
GND	21	60	GND
2B2	22	59	1B17
1B2	23	58	2B17
2B1	24	57	1B18
1B1	25	56	2B18
V_{CC}	26	55	V_{CC}
A1	27	54	A18
A2	28	53	A17
A3	29	52	A16
GND	30	51	GND
A4	31	50	A15
A5	32	49	A14
A6	33	48	A13
V_{CC}	34	47	V_{CC}
A7	35	46	A12
A8	36	45	A11
A9	37	44	A10
GND	38	43	GND
CLK	39	42	\overline{OE}
\overline{SEL}	40	41	DIR



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCHG162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES094 – FEBRUARY 1997

description (continued)

The A-port N-channel output transistors are sized at 450 μm and the P-channel output transistors are sized at 700 μm . All A-port outputs have 50- Ω damping resistors. The B-port N-channel output transistors are sized at 225 μm , and the P-channel output transistors are sized at 560 μm . All B-port outputs have 20- Ω damping resistors.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The switching characteristics are based on a 25-pF (A port) and 80-pF (B port) load, but are tested with the standard 50-pF load.

The SN74ALVCHG162282 is characterized for operation from 0°C to 70°C.

Function Tables

A-TO-B STORAGE ($\overline{\text{OE}} = \text{L}$, $\text{DIR} = \text{H}$)

INPUTS			OUTPUTS	
$\overline{\text{SEL}}$	CLK	A	1B	2B
H	X	X	1B ₀ [†]	2B ₀ [†]
L	↑	L	L [‡]	L
L	↑	H	H [‡]	H

[†] Output level before indicated steady-state input conditions were established

[‡] Two CLK edges are needed to propagate the data.

B-TO-A STORAGE ($\overline{\text{OE}} = \text{L}$, $\text{DIR} = \text{L}$)


INPUTS				OUTPUT A
CLK	$\overline{\text{SEL}}$	1B	2B	
↑	H	X	L	L [§]
↑	H	X	H	H [§]
↑	L	L	X	L
↑	L	H	X	H

[§] Two CLK edges are needed to propagate the data. The data is loaded in the first register when $\overline{\text{SEL}}$ is low and propagates to the second register when $\overline{\text{SEL}}$ is high.

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	$\overline{\text{OE}}$	DIR	A	1B, 2B
↑	H	X	Z	Z
↑	L	H	Z	Active
↑	L	L	Active	Z

logic diagram (positive logic)



SN74ALVCHG162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES094 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
I/O ports (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V to 3.6 V	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V to 3.6 V		0.8	V
V_I	Input voltage		0	V_{CC}	V
V_O	Output voltage		0	V_{CC}	V
I_{OH}	High-level output current	A to B		8	mA
		B to A		6	
I_{OL}	Low-level output current	A to B		8	mA
		B to A		6	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
T_A	Operating free-air temperature		0	70	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN74ALVCHG162282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS
SCES094 – FEBRUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = −100 μA	3 V to 3.6 V	V _{CC} −0.2			V
	A to B	I _{OH} = −8 mA	3 V	2			
	B to A	I _{OH} = −6 mA	3 V	2			
V _{OL}		I _{OL} = 100 μA	3 V to 3.6 V	0.2			V
	A to B	I _{OL} = 8 mA	3 V	0.8			
	B to A	I _{OL} = 6 mA	3 V	0.8			
I _I		V _I = V _{CC} or GND	3.6 V	±5			μA
I _I (hold)		V _I = 0.8 V	3 V	75			μA
		V _I = 2 V	3 V	−75			
		V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ} §		V _O = V _{CC} or GND	3.6 V	±10			μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V	40			μA
ΔI _{CC}		One input at V _{CC} − 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750			μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	8.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	
f _{clock}	Clock frequency		160		MHz
t _w	Pulse duration, CLK high or low		2.3 [¶]		ns
t _{su}	Setup time, high or low	A data before CLK↑	1.5		ns
		B data before CLK↑	2		
		DIR before CLK↑	2		
		SEL before CLK↑	2		
t _h	Hold time, high or low	A data after CLK↑	0.3		ns
		B data after CLK↑	0.3		
		DIR after CLK↑	0.3		
		SEL after CLK↑	0.3		

¶ The parameter is warranted but not production tested.

SN74ALVCHG162282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS


SCES094 – FEBRUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 25$ pF (A port), 80 pF (B port) (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	
f_{max}			160		MHz
t_{pd}	CLK	A	1.5	5	ns
		B	1.5	7.4	
t_{en}	CLK	A	1.5	6.3	ns
		B	1.5	9.4	
	\overline{OE}	A	1.5	6	
		B	1.5	9.5	
t_{dis}	CLK	A	1.5	6.4	ns
		B	1.5	7.8	
	\overline{OE}	A	1.5	5	
		B	1.5	7.6	




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.