SCES094 – FEBRUARY 1997

			SCES094
 Member of the Texas Instruments Widebus[™] Family 		B PACKA	
 EPIC[™] (Enhanced-Performance Implanted CMOS) Sub-Micron Process 	V _{CC} [GND [1 80 2 79	V _{CC} GND
 A-Port Outputs Have Equivalent 50-Ω Series Resistors and B-Port Outputs Have Equivalent 20-Ω Series Resistors, So No External Resistors Are Required 	2B9 [1B9 [2B8 [GND [3 78 4 77 5 76	1B10 2B10 1B11 GND
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1B8 2B7 1B7	7 74 8 73 9 72	2B11 1B12 2B12
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	2B6	11 70	V _{CC} 1B13
 Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1B6 [2B5 [1B5 [13 68	2B13 1B14 2B14
 Packaged in Thin Shrink Small-Outline Package 	GND [2B4 [1B4 [16 65	GND 1B15 2B15
description	2B3 [1B3 [1B16 2B16
The SN74ALVCHG162282 is an 18-bit to 36-bit registered bus exchanger. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3 V) V _{CC} operation.	V _{CC} [GND [2B2 [1B2 [2B1 [20 61 21 60 22 59 23 58 24 57 25 56	V _{CC} GND 1B17 2B17 1B18 2B18
The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (SEL) input selects 1B or 2B data for the A outputs.	V _{CC} [A1 [A2 [A3 [GND [A4 [27 54 28 53 29 52 30 51 31 50	V _{CC} A18 A17 A16 GND A15
For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output-enable (\overline{OE})	- 2	33 48 34 47 35 46	A14 A13 V _{CC} A12

clock.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

and direction-control (DIR) input. DIR is registered

to synchronize the bus direction changes with the

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

45 🛛 A11

44 A10

43 GND

42 0E

41 🛛 DIR

A8 🛛 36

Γ

37

38

39

40

A9

GND

CLK

SEL

SN74ALVCHG162282 **18-BIT TO 36-BIT REGISTERED BUS EXCHANGER** WITH 3-STATE OUTPUTS SCES094 - FEBRUARY 1997

description (continued)

The A-port N-channel output transistors are sized at 450 µm and the P-channel output transistors are sized at 700 μ m. All A-port outputs have 50- Ω damping resistors. The B-port N-channel output transistors are sized at 225 μ m, and the P-channel output transistors are sized at 560 μ m. All B-port outputs have 20- Ω damping resistors.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The switching characteristics are based on a 25-pF (A port) and 80-pF (B port) load, but are tested with the standard 50-pF load.

The SN74ALVCHG162282 is characterized for operation from 0°C to 70°C.

Function Tables

INPUTS			OUT	PUTS
SEL	CLK	Α	1B	2B
Н	Х	Х	1B0†	2B0†
L	\uparrow	L	L‡	L
L	\uparrow	н	н‡	Н

[†]Output level before indicated steady-state input conditions were established

[‡] Two CLK edges are needed to propagate the data.

B-TO-A STORAGE (OE = L, DIR = L)

	OUTPUT			
CLK	SEL	1B	2B	A
\uparrow	Н	Х	L	L§
\uparrow	н	Х	н	Н§
\uparrow	L	L	Х	L
↑	L	Н	Х	н

§ Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

OUTPUT ENABLE

INPUTS			Ουτ	PUTS
CLK	OE	DIR	Α	1B, 2B
\uparrow	Н	Х	Z	Z
\uparrow	L	Н	z	Active
↑	L	L	Active	Z



SN74ALVCHG162282 **18-BIT TO 36-BIT REGISTERED BUS EXCHANGER** WITH 3-STATE OUTPUTS SCES094 - FEBRUARY 1997

logic diagram (positive logic)





SCES094 - FEBRUARY 1997

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI (except I/O ports) (see Note 1)	–0.5 V to V _{CC} + 0.5 V
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.

3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

					MAX	UNIT
VCC	CC Supply voltage					V
VIH	High-level input voltage V _{CC} = 3 V to 3.6 V			2		V
VIL	Low-level input voltage		V_{CC} = 3 V to 3.6 V		0.8	V
VI	V _I Input voltage				VCC	V
Vo	Output voltage				VCC	V
	High-level output current	A to B	$V_{CC} = 3 V$		8	mA
ЮН		B to A	$V_{CC} = 3 V$		6	ША
	Low-level output current	A to B	V _{CC} = 3 V		8	mA
IOL	B to A $V_{CC} = 3 V$		$V_{CC} = 3 V$		6	1114
$\Delta t/\Delta v$	Δv Input transition rise or fall rate				10	ns/V
Т _А	Operating free-air temperature				70	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES094 - FEBRUARY 1997

PARAMETER		TEST CONDITIONS	VCC	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA	3 V to 3.6 V	V _{CC} -0.2				
Vон	A to B	$I_{OH} = -8 \text{ mA}$	3 V	2			V	
	B to A	$I_{OH} = -6 \text{ mA}$	3 V	2				
		I _{OL} = 100 μA	3 V to 3.6 V			0.2		
VOL	A to B	I _{OL} = 8 mA	3 V			0.8	V	
	B to A	I _{OL} = 6 mA	3 V			0.8		
Ц		$V_I = V_{CC}$ or GND	3.6 V			±5	μA	
		V _I = 0.8 V	3 V	75				
l _{l(hold}	hold $V_I = 2 V$		3 V	-75			μA	
		V _I = 0 to 3.6 V [‡]	3.6 V			±500		
loz§		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA	
∆lcc		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
Ci	Control inputs	V _I = V _{CC} or GND	3.3 V		4		pF	
C _{io}	A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V		8.5		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡]This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$ For I/O ports, the parameter I_OZ includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = ± 0.		UNIT
			MIN	MAX	
fclock	Clock frequency			160	MHz
tw	Pulse duration, CLK high or low		2.3¶		ns
	Setup time, high or low	A data before CLK [↑]	1.5		
		B data before CLK↑	2		
t _{su}		DIR before CLK1	2		ns
		SEL before CLK1	2		
		A data after CLK↑	0.3		
4.	Hold time, high or low	B data after CLK↑	0.3		
th		DIR after CLK↑	0.3		ns
		SEL after CLK↑	0.3		

 \P The parameter is warranted but not production tested.



SCES094 - FEBRUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 25 \text{ pF}$ (A port), 80 pF (B port) (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	
fmax			160		MHz
• .	CLK	A	1.5	5	20
^t pd		В	1.5	7.4	ns
	CLK	A	1.5	6.3	ns
		В	1.5	9.4	
^t en	ŌĒ	A	1.5	6	
		В	1.5	9.5	
	CLK	A	1.5	6.4	1
^t dis		В	1.5	7.8	
		A	1.5	5	ns
	OE	В	1.5	7.6	



SCES094 - FEBRUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated