
- **Member of the Texas Instruments** Widebus™ Family
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Output Ports Have Equivalent 26- $\Omega$  Series Resistors, So No External Resistors Are Required
- **ESD Protection Exceeds 2000 V Per** MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit edge-triggered D-type flip-flop is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH162374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

#### DGG OR DL PACKAGE (TOP VIEW)



The output enable  $(\overline{\mathsf{OE}})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{\sf OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include 26- $\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH162374 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



#### **FUNCTION TABLE** (each flip-flop)


	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	$Q_0$
Н	Χ	Χ	Z

## logic symbol†




#### † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

## SN74ALVCH162374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES092 - JANUARY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
	0.5 V to V <sub>CC</sub> + 0.5 V
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ).	±50 mA
	±50 mA
	±100 mA
	G package 89°C/W
	package 94°C/W

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
V <sub>IH</sub>	V <sub>CC</sub> = 2.3 V to 2.7 V		1.7		٧	
	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
.,	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage	0	VCC	V		
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 2.3 V	-6			
lOH	High-level output current	V <sub>CC</sub> = 2.7 V		-8	mA	
		V <sub>CC</sub> = 3 V		-12		
		V <sub>CC</sub> = 2.3 V		6		
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA	
	V <sub>CC</sub> = 3 V					
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



### SN74ALVCH162374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES092 - JANUARY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST Co	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2				
		$I_{OH} = -4 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
\ <sub>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</sub>		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			٧	
VOH			V <sub>IH</sub> = 2 V	3 V	2.4				
		$I_{OH} = -8 \text{ mA},$	V <sub>IH</sub> = 2 V	2.7 V	2				
		$I_{OH} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		$I_{OL} = 4 \text{ mA},$	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
\/o:		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.55	V	
VOL		IOL = 0 IIIA	V <sub>IL</sub> = 0.8 V	3 V			0.55	V	
		I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6		
		I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V	V		-45			μА	
I <sub>I(hold)</sub>		V <sub>I</sub> = 0.8 V	0.8 V		75				
` ´		V <sub>I</sub> = 2 V		3 V	-75			1	
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	= 0 to 3.6 V <sup>‡</sup>				±500		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.3 V to 3.6 V			750	μΑ	
C.	Control inputs	Vi – Va a or CND		3.3 V		3		n.E	
Ci	Data inputs	$V_I = V_{CC}$ or GND		3.3 V		6		pF	
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		7		pF	

<sup>&</sup>lt;sup>†</sup> Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		$V_{CC} = 2.5 \text{ V}  \pm 0.2 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.1		2.2		1.9		ns
t <sub>h</sub>	Hold time, data after CLK↑	0.6		0.5		0.5		ns

<sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

## SN74ALVCH162374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES092 - JANUARY 1997


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			150		150		150		MHz	
t <sub>pd</sub>	CLK	Q	1	6.2		5.4	1	4.6	ns	
t <sub>en</sub>	ŌĒ	Q	1	7		6.4	1	5.2	ns	
t <sub>dis</sub>	ŌĒ	Q	1.7	5.8		5	1.2	4.5	ns	

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP			
<u> </u>	Dower dissipation consistence	Outputs enabled	C <sub>1</sub> = 0	28	31	ne l	
C <sub>pd</sub> Po	Power dissipation capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	10	11	pF	

## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated