SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES089 – OCTOBER 1996

- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments Widebus[™] Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16836 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16836 is characterized for operation from -40° C to 85° C.

DGG OR DL PACKAGE (TOP VIEW)							
		, 					
OE		56]CLK					
Y1	2	55 🛛 A1					
Y2	3	54 🛛 A2					
GND		53 🛛 GND					
Y3	5	52 🛛 A3					
Y4	6	51 🛛 A4					
V _{CC}	7	50 🛛 V _{CC}					
	8	49 🛛 A5					
Y6	9	48 🛛 A6					
	10	47 🛛 A7					
GND	11	46 GND					
Y8		45 🛛 A8					
Y9		44 🛛 A9					
Y10		43 🛛 A10					
Y11	15	42 🛛 A11					
Y12		41 🛛 A12					
Y13	17	40 A13					
GND	18	39 🛛 GND					
Y14	19	38 🛛 A14					
Y15	20	37 🛛 A15					
Y16	21	36 🛛 A16					
V _{CC}	22	35 🛛 V _{CC}					
Y17	23	34 🛛 A17					
Y18		33 🛛 A18					
GND		32 GND					
Y19	_	31 🛛 A19					
Y20	27	30 A20					
NC	28	29 LE					

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES089 - OCTOBER 1996

FUNCTION TABLE

	INP	UTS		OUTPUT					
OE	LE	CLK	Α	Y					
Н	Х	Х	Х	Z					
L	L	Х	L	L					
L	L	Х	Н	н					
L	Н	\uparrow	L	L					
L	Н	\uparrow	Н	н					
L	Н	н	Х	Y ₀ †					
L	Н	L	Х	Y0‡					

[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

[‡]Output level before the indicated steady-state input conditons were established


logic symbol§

OE CLK LE	1 56 29		EN1 > 2C3 C3 G2					
	2					l	55	
Y1	3	4					54	A1
Y2	5	◀					52	A2
Y3	6	4					51	A3
Y4	8	4	1∇	1	3 D		49	A4
Y5	9	4					48	A5
Y6	10	4					47	A6
Y7	12	•					45	A7
Y8	13	•					44	A 8
Y9	14	4					43	A9
Y10	15	4					42	A10
Y11	16	4					41	A11
Y12	17	◀					40	A12
Y13	19	•					38	A13
Y14	20	•					37	A14
Y15		•					36	A15
Y16	23	•					34	A16
Y17	24	•					33	A17
Y18	26	4					31	A18
Y19	27	•					30	A19
Y20		•						A20

§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABTAdvanced BiCMOS Technology Data Book*.



SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES089 - OCTOBER 1996

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
	High lovel input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		v
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		v
\ /		V_{CC} = 2.3 V to 2.7 V		0.7	v
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
٧I	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	mA
IOH	High-level output current	V _{CC} = 2.7 V		-12	
		V _{CC} = 3 V		-24	
		$V_{CC} = 2.3 V$		12	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74ALVCH16836 **20-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES089 - OCTOBER 1996

PARA	METER	TEST CO	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT
		I _{OH} = –100 μA		2.3 V to 3.6 V	V _{CC} -0.2		0.2 0.4 0.7 0.4 0.55 ±5	
		$I_{OH} = -6 \text{ mA},$ $V_{IH} = 1.7 \text{ V}$		2.3 V	2			
M			V _{IH} = 1.7 V	2.3 V	1.7			V
⊻ОН		I _{OH} = -12 mA	VIH = 2 V	2.7 V	2.2			v
			VIH = 2 V	3 V	2.4			
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2			
VOH VOL II Inold IOZ§ ICC	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	V
		1	VIL = 0.7 V	2.3 V			0.7	
		I _{OL} = 12 mA	VIL = 0.8 V	2.7 V			0.4	
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
lj		V _I = V _{CC} or GND		3.6 V			±5	μA
1		V _I = 0.7 V	0.01/	45				
		V _I = 1.7 V		2.3 V	-45			
lı İhold IOZ [§]	V _I = 0.8 V		0.14	75			μA	
		V _I = 2 V		3∨	-75			
		$V_{I} = 0$ to 3.6 V [‡]		3.6 V			±500	
loz§		V _O = V _{CC} or GND		3.6 V			±10	μA
		V _I = V _{CC} or GND,	IO = 0	3.6 V			40	μA
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
	Control inputs			2.2.1/				
Ci	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V				pF
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V.

[‡]This is the bus-hold maximum dynamic current required to switch the input from one state to another.

For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} = 2.5 V ± 0.2 V						c = 2.7 V V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX				
fclock	Clock frequency								MHz			
	Pulse duration	LE low							ns			
tw	Pulse duration	CLK high or low										
		Data before CLK↑										
t _{su}	Setup time	Data before LE↑, CLK high							ns			
		Data before LE↑, CLK low										
4	Lold time	Data after CLK↑										
th	Hold time	Data after LE [↑] , CLK high or low							ns			



SN74ALVCH16836 **20-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES089 – OCTOBER 1996

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	
fmax									MHz
	А	Y							
^t pd	LE	Y							ns
	CLK	Y							
ten	OE	Y							ns
^t dis	OE	Y							ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			ТҮР	ТҮР		
C		Outputs enabled	Cı = 50 pF. f = 10 MHz			۶F
C _{pd}	Power dissipation capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz			рг



SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES089 – OCTOBER 1996




- NOTES: A. $\ensuremath{\mathsf{C}}_L$ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES089 - OCTOBER 1996



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω , t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tp_{ZL} and tp_{ZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .





PRODUCT PREVIEW

8

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated