SCES088A - OCTOBER 1996 - REVISED MARCH 1997

				1990 - KEVI
 Member of the Texas Instruments Widebus™ Family 		or dl i (top vi	-	-
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1 <u>0</u> 101] 1LE] 1D1
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required 	1Q2 GND	3 4	54 53] 1D2] GND
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	1Q3 1Q4 V _{CC}	6	51] 1D3] 1D4] V _{CC}
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1Q5 1Q6 1Q7	8 9	49 48	1D5 1D6 1D7
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	GND 1Q8 1Q9	11 12	46 45	GND 1D8 1D9
description	1Q10 2Q1	14 15	43 42	1D10 2D1
This 20-bit bus-interface D-type latch is designed for 2.3-V to 3.6-V $V_{\mbox{CC}}$ operation.	2Q2 2Q3 GND	17	40	2D2 2D3 GND
The SN74ALVCH162841 features 3-state outputs designed specifically for driving highly capacitive	2Q4 2Q5	20	37	2D4 2D5
or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working	2Q6 V _{CC} 2Q7	22 23	35 34	2D6 V _{CC} 2D7
registers. The SN74ALVCH162841 can be used as two	2Q8 GND			2D8 GND

The SN74ALVCH162841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable $(1\overline{OE} \text{ or } 2\overline{OE})$ input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

2Q9 26

20E

2Q10 🛿 27

28

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include $26-\Omega$ resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

2D9

2LE

30 2D10

29

SCES088A - OCTOBER 1996 - REVISED MARCH 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH162841 is characterized for operation from -40°C to 85°C.

(each 10-bit latch)								
INPUTS OUTPUT								
OE	LE	Q						
L	Н	Н	н					
L	н	L	L					
L	L	Х	Q ₀ Z					
н	Х	Х	Z					

logic symbol[†]

	1		-	
1 <mark>0E</mark>		EN2		
1LE	56	C1		
2 <mark>0E</mark>	28	EN4		
2LE	29	C3		
		Г, г	J	
1D1	55	1D 2 🗸	2	1Q1
1D2	54	· · · · · ·	3	1Q2
1D3	52		5	1Q3
	51		6	
1D4	49	·	8	1Q4
1D5	48		9	1Q5
1D6	47	·	10	1Q6
1D7	45		12	1Q7
1D8	44		13	1Q8
1D9		-		1Q9
1D10	43		14	1Q10
2D1	42	3D 4 ⊽	15	2Q1
2D1 2D2	41	30 4 0	16	
	40		17	2Q2
2D3	38	ļ	19	2Q3
2D4	37		20	2Q4
2D5	36		21	2Q5
2D6	34	-	23	2Q6
2D7				2Q7
2D8	33	-	24	2Q8
2D9	31		26	2Q9
2D10	30		27	2Q10
10.0			J	

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES088A - OCTOBER 1996 - REVISED MARCH 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

			MIN	МАХ	UNIT
VCC	Supply voltage		2.3	3.6	V
	High lovel input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	2		v	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	v
		V_{CC} = 2.7 V to 3.6 V		0.8	v
VI	Input voltage		0	Vcc	V
VO	Output voltage		0	Vcc	V
	V _{CC} = 2.3 V	V _{CC} = 2.3 V		-6	
ЮН	High-level output current	V _{CC} = 2.7 V		-8	mA
		$V_{CC} = 3 V$		-12	
		V _{CC} = 2.3 V		6	
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA
	V _{CC} = 3 V			12	
$\Delta t/\Delta v$	Input transition rise or fall rate	•	0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES088A - OCTOBER 1996 - REVISED MARCH 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = –100 μA		2.3 V to 3.6 V	V _{CC} -0.2				
		I _{OH} =4 mA,	V _{IH} = 1.7 V	2.3 V	1.9				
V _{OH}		1	VIH = 1.7 V	2.3 V	1.7			v	
		IOH = -6 mA	V _{IH} = 2 V	3 V	2.4			v	
		I _{OH} =8 mA,	V _{IH} = 2 V	2.7 V	2				
		I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 4 mA,	$V_{IL} = 0.7 V$	2.3 V			0.4	_	
V _{OL}		la. 6 m A	V _{IL} = 0.7 V	2.3 V			0.55		
	I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V			0.55	v		
	I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6			
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8		
lj		V _I = V _{CC} or GND		3.6 V			±5	μA	
		V _I = 0.7 V		0.014	45				
		V _I = 1.7 V		2.3 V	-45				
l _{l(hold)}		V _I = 0.8 V		2.1/	75			μA	
. ,		V _I = 2 V		3 V	-75				
		V _I = 0 to 3.6 V [‡]		3.6 V	3.6 V		±500		
I _{OZ}		V _O = V _{CC} or GND		3.6 V			±10	μΑ	
ICC		V _I = V _{CC} or GND,	I _O = 0	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	2.3 V to 3.6 V			750	μA	
C	Control inputs			2.2.1		4.5		- 5	
C _i	Data inputs	$V_{I} = V_{CC} \text{ or GND} $ 3.3 V		3.3 V		6.5		pF	
C _o C	Dutputs	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF	

[†] Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

[‡]This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figures 1 and 2)

PARAMETER		V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↑	0.9		0.7		1.1		ns
t _h	Hold time, data after LE \uparrow	1.2		1.5		1.1		ns



SN74ALVCH162841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCES088A – OCTOBER 1996 – REVISED MARCH 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۲ <mark>۰۵ =</mark> ± ۵.2	2.5 V 2 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	
÷.	D	Q	1.1	5.9		5.2	1.2	4.3	ns
^t pd	LE	Ŷ	1	6.5		5.6	1	4.7	115
ten	OE	Q	1	7		6.5	1	5.3	ns
^t dis	OE	Q	1.8	5.8		4.9	1.3	4.4	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5 V$ $V_{CC} = 3.3 V$ $\pm 0.2 V$ $\pm 0.3 V$		UNIT	
			TYP	TYP		
		Outputs enabled	C _I = 0. f = 10 MHz	24	27	рF
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	$C_L = 0,$ f = 10 MHz	2	2	рг



SCES088A - OCTOBER 1996 - REVISED MARCH 1997



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





SCES088A - OCTOBER 1996 - REVISED MARCH 1997



- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.

 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated