### SN74ALVCHR162282 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCESO87 – SEPTEMBER 1996

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Sub-Micron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Member of the Texas Instruments Widebus™ Family
- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

### description

The SN74ALVCHR162282 is an 18-bit to 36-bit registered bus exchanger designed for 2.3-V to 3.6-V V<sub>CC</sub> operation. This part is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the CLK input. For data transfer in the B-to-A direction, SEL selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable ( $\overline{OE}$ ) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.

The outputs, which are designed to sink up to 12mA, include  $26-\Omega$  resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR162282 is characterized for operation from –40°C to 85°C.

DBB PACKAGE (TOP VIEW)							
v <sub>cc</sub> [	$_1 \cup$	80 V <sub>CC</sub>					
GND [	2	79 GND					
2B9 [	3	78 <b>[</b> 1B10					
1B9	4	77 2B10					
2B8 [	5	76 ] 1B11					
GND [	6	75 GND					
1B8 [	7	74 2B11					
2B7 [	8	73 1B12					
1B7 [	9	72 2B12					
V <sub>CC</sub>	10	71 VCC					
2B6 _	11	70 <b>1</b> B13					
1B6		69 2B13					
2B5	13	68 1B14					
1B5	14	67 2B14					
GND [	15	66 GND					
2B4 [	16	65 1B15					
1B4 [	17	64 2B15					
2B3	18	63 1B16					
1B3 [	19	62 2B16					
V <sub>CC</sub>	20						
GND	21	60 GND					
2B2	22	59 1B17					
1B2 [ 2B1 [	23	58 2B17					
2ВТ 1В1 [	24	57 1B18 56 2B18					
	25 26	E					
V <sub>CC</sub> [ A1 [	20 27	55 V <sub>CC</sub> 54 A18					
A1 [	27	54 A 17					
A3 [	20 29	52 A16					
GND [	30	51 GND					
A4 [	31	50 A15					
A5 [	32	49 A14					
A6	33	48 A13					
Vcc		47 V <sub>CC</sub>					
A7 [	35	46 A12					
A8 [	36	45 A11					
A9 [	37	44 A10					
GND	38	43 GND					
CLK	39	42 0E					
SEL [	40	41 DIR					
	L						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1996, Texas Instruments Incorporated

### SN74ALVCHR162282 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES087 - SEPTEMBER 1996

#### **FUNCTION TABLES**

A-TO-B STORAGE ( $\overline{OE}$  = L, DIR = H)

				,
	INPUTS	OUT	PUTS	
SEL	CLK	Α	1B	2B
Н	Х	Х	1B0 <sup>†</sup>	2B0‡
L	$\uparrow$	L	L‡	х
L	$\uparrow$	Н	н‡	х

<sup>†</sup>Output level before the indicated steady-state input conditions are established

<sup>‡</sup>Two CLK edges are needed to propagate the data.

#### B-TO-A STORAGE ( $\overline{OE}$ = L, DIR = L)

	INP	JTS		OUTPUT		
CLK	CLK SEL 1B 2B					
$\uparrow$	Н	Х	L	L§		
$\uparrow$	Н	Х	н	Н§		
$\uparrow$	L	L	Х	L		
$\uparrow$	L	н	х	Н		

S Two clock edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

#### OUTPUT ENABLE

	INPUTS	OUT	PUTS	
CLK	OE	Α	1B, 2B	
$\uparrow$	Н	Х	Z	Z
$\uparrow$	L	L	Z	Active
$\uparrow$	L	Н	Active	Z





# SN74ALVCHR162282 **18-BIT TO 36-BIT REGISTERED BUS EXCHANGER** WITH 3-STATE OUTPUTS SCES087 - SEPTEMBER 1996

### logic diagram (positive logic)





3

SCES087 - SEPTEMBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, VO (see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, IIK (VI < 0)	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	0.84 W
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
Vcc	Supply voltage	2.3	3.6	V	
	V <sub>CC</sub> = $2.3$ V to $2.7$ V	1.7		V	
VIH	High-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		v	
	Low-level input voltage		0.7	V	
VIL	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	v	
VI	Input voltage	0	VCC	V	
Vo	Output voltage	0	VCC	V	
	V <sub>CC</sub> = 2.3 V		-6		
ЮН	High-level output current $V_{CC} = 2.7 V$		-8	3 mA	
	$V_{CC} = 3 V$		-12		
	V <sub>CC</sub> = 2.3 V		6		
IOL	Low-level output current $V_{CC} = 2.7 V$		8	mA	
	$V_{CC} = 3 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
Т <sub>А</sub>	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES087 - SEPTEMBER 1996

PAI	RAMETER	TEST CC	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.	2			
Vol		1	VIH = 1.7 V	2.3 V	1.9				
		$I_{OH} = -4 \text{ mA}$	V <sub>IH</sub> = 2 V	2.7 V	2.2				
∨он		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V	
		OH = -0 HA	V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2				
		I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OH</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		1	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
VOL		I <sub>OH</sub> = 4 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4	1	
			V <sub>IL</sub> = 0.7 V	2.3 V			0.55	V	
		I <sub>OH</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55		
	I <sub>OH</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6			
		I <sub>OH</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
lj		$V_I = V_{CC} \text{ or } GND$		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
II(hold)		V <sub>I</sub> = 0.8 V		3 V	75			μA	
		V <sub>I</sub> = 2 V			-75				
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>		3.6 V			±500		
I <sub>OZ§</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V				pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V				pF	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are measured at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

				V <sub>CC</sub> = 2.5 V ± 0.2 V						2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN MAX MIN N	MAX	MIN	MAX							
fclock	Clock frequency								MHz				
tw	Pulse duration, CLK high or low								ns				
	Setup time	A data before CLK <sup>↑</sup>							ns				
t <sub>su</sub>		B data before CLK↑											
		DIR before CLK↑											
		SEL before CLK↑											
		A data after CLK <sup>↑</sup>											
	Hold time	B data after CLK↑							ns				
th	Hold time	DIR after CLK↑											
		SEL after CLK↑											



# SN74ALVCHR162282 **18-BIT TO 36-BIT REGISTERED BUS EXCHANGER** WITH 3-STATE OUTPUTS SCES087 - SEPTEMBER 1996

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM TO (INPUT) (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
	(INFOT)		MIN MAX	MIN MAX	MIN MAX	
fmax						MHz
<b>*</b> .	CLK	А				ns
<sup>t</sup> pd	CLK	В				
+	OE	А				
ten	OE	В				ns
<b>A</b>	OE	А				
<sup>t</sup> dis	OE	В				ns

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT		
				TYP	TYP		
<u> </u>	Power dissipation capacitance	Outputs enabled	C <sub>1</sub> = 0. f = 10 MHz			рF	
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	$C_{L} = 0, \qquad f = 10 \text{ MHz}$			рг	



SCES087 - SEPTEMBER 1996



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

### Figure 1. Load Circuit and Voltage Waveforms





SCES087 - SEPTEMBER 1996



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.
  - Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated