

SN74ALVCHR162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES087 – SEPTEMBER 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) Sub-Micron Process**
- **Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required**
- **Member of the Texas Instruments Widebus™ Family**
- **Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Packaged in Thin Shrink Small-Outline Package**

description

The SN74ALVCHR162282 is an 18-bit to 36-bit registered bus exchanger designed for 2.3-V to 3.6-V V_{CC} operation. This part is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V_{CC} operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the CLK input. For data transfer in the B-to-A direction, \overline{SEL} selects 1B or 2B data for the A outputs.


For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable (\overline{OE}) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.

The outputs, which are designed to sink up to 12mA, include 26-Ω resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR162282 is characterized for operation from -40°C to 85°C.

DBB PACKAGE
(TOP VIEW)



PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN74ALVCHR162282
 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
 WITH 3-STATE OUTPUTS

SCES087 – SEPTEMBER 1996

FUNCTION TABLES

A-TO-B STORAGE ($\overline{OE} = L$, DIR = H)

| INPUTS | | | OUTPUTS | |
|------------------|-----|---|------------------------------|------------------------------|
| \overline{SEL} | CLK | A | 1B | 2B |
| H | X | X | 1B ₀ [†] | 2B ₀ [†] |
| L | ↑ | L | L [‡] | X |
| L | ↑ | H | H [‡] | X |

[†] Output level before the indicated steady-state input conditions are established

[‡] Two CLK edges are needed to propagate the data.

B-TO-A STORAGE ($\overline{OE} = L$, DIR = L)


| INPUTS | | | | OUTPUT |
|--------|------------------|----|----|----------------|
| CLK | \overline{SEL} | 1B | 2B | A |
| ↑ | H | X | L | L [§] |
| ↑ | H | X | H | H [§] |
| ↑ | L | L | X | L |
| ↑ | L | H | X | H |

[§] Two clock edges are needed to propagate the data. The data is loaded in the first register when \overline{SEL} is low and propagates to the second register when \overline{SEL} is high.

OUTPUT ENABLE

| INPUTS | | | OUTPUTS | |
|--------|-----------------|-----|---------|--------|
| CLK | \overline{OE} | DIR | A | 1B, 2B |
| ↑ | H | X | Z | Z |
| ↑ | L | L | Z | Active |
| ↑ | L | H | Active | Z |

logic diagram (positive logic)



PRODUCT PREVIEW

SN74ALVCHR162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES087 – SEPTEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|---|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 4.6 V |
| Input voltage range, V_I : Except I/O ports (see Note 1) | –0.5 V to 4.6 V |
| I/O ports (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through each V_{CC} or GND | ±100 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3) | 0.84 W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|---------------------------|----------|------|
| V_{CC} | Supply voltage | 2.3 | 3.6 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2.3$ V to 2.7 V | 1.7 | V |
| | | $V_{CC} = 2.7$ V to 3.6 V | 2 | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.3$ V to 2.7 V | 0.7 | V |
| | | $V_{CC} = 2.7$ V to 3.6 V | 0.8 | |
| V_I | Input voltage | 0 | V_{CC} | V |
| V_O | Output voltage | 0 | V_{CC} | V |
| I_{OH} | High-level output current | $V_{CC} = 2.3$ V | –6 | mA |
| | | $V_{CC} = 2.7$ V | –8 | |
| | | $V_{CC} = 3$ V | –12 | |
| I_{OL} | Low-level output current | $V_{CC} = 2.3$ V | 6 | mA |
| | | $V_{CC} = 2.7$ V | 8 | |
| | | $V_{CC} = 3$ V | 12 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | 10 | ns/V |
| T_A | Operating free-air temperature | –40 | 85 | °C |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP† | MAX | UNIT |
|----------------------|--|---|-----------------|-----------------------|------|------|------|
| V _{OH} | I _{OH} = -100 µA | | 2.3 V to 3.6 V | V _{CC} - 0.2 | | | V |
| | I _{OH} = -4 mA | V _{IH} = 1.7 V | 2.3 V | 1.9 | | | |
| | | V _{IH} = 2 V | 2.7 V | 2.2 | | | |
| | I _{OH} = -6 mA | V _{IH} = 1.7 V | 2.3 V | 1.7 | | | |
| | | V _{IH} = 2 V | 3 V | 2.4 | | | |
| | I _{OH} = -8 mA, V _{IH} = 2 V | | 2.7 V | 2 | | | |
| V _{OL} | I _{OH} = 100 µA | | 2.3 V to 3.6 V | | | 0.2 | V |
| | I _{OH} = 4 mA | V _{IL} = 0.7 V | 2.3 V | | | 0.4 | |
| | | V _{IL} = 0.8 V | 2.7 V | | | 0.4 | |
| | I _{OH} = 6 mA | V _{IL} = 0.7 V | 2.3 V | | | 0.55 | |
| | | V _{IL} = 0.8 V | 3 V | | | 0.55 | |
| | I _{OH} = 8 mA, V _{IL} = 0.8 V | | 2.7 V | | | 0.6 | |
| I _I | V _I = V _{CC} or GND | | 3.6 V | | | ±5 | µA |
| | V _I = 0.7 V | | 2.3 V | 45 | | | µA |
| I _{I(hold)} | V _I = 1.7 V | | 2.3 V | -45 | | | |
| | V _I = 0.8 V | | 3 V | 75 | | | |
| | V _I = 2 V | | 3 V | -75 | | | |
| | V _I = 0 to 3.6 V‡ | | 3.6 V | | | ±500 | |
| I _{OZ§} | V _O = V _{CC} or GND | | 3.6 V | | | ±10 | µA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | | 3.6 V | | | 40 | µA |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | | 3 V to 3.6 V | | | 750 | µA |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | | | | pF |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | | | | pF |

† All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|---------------------------------|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | | | | | | MHz |
| t _w | Pulse duration, CLK high or low | | | | | | | ns |
| t _{su} | Setup time | A data before CLK↑ | | | | | | ns |
| | | B data before CLK↑ | | | | | | |
| | | DIR before CLK↑ | | | | | | |
| | | SEL before CLK↑ | | | | | | |
| t _h | Hold time | A data after CLK↑ | | | | | | ns |
| | | B data after CLK↑ | | | | | | |
| | | DIR after CLK↑ | | | | | | |
| | | SEL after CLK↑ | | | | | | |

SN74ALVCHR162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES087 – SEPTEMBER 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | UNIT |
|------------|------------------------|----------------|--|-----|-------------------------|-----|--|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f_{\max} | | | | | | | | | MHz |
| t_{pd} | CLK | A | | | | | | | ns |
| | CLK | B | | | | | | | |
| t_{en} | $\overline{\text{OE}}$ | A | | | | | | | ns |
| | $\overline{\text{OE}}$ | B | | | | | | | |
| t_{dis} | $\overline{\text{OE}}$ | A | | | | | | | ns |
| | $\overline{\text{OE}}$ | B | | | | | | | |

operating characteristics, $T_A = 25^\circ\text{C}$


| PARAMETER | | | TEST CONDITIONS | $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | UNIT |
|--|------------------|------------------------------------|-----------------|--|--|------|
| | | | | TYP | TYP | |
| C_{pd} Power dissipation capacitance | Outputs enabled | $C_L = 0, \quad f = 10\text{ MHz}$ | | | | pF |
| | Outputs disabled | | | | | |

PRODUCT PREVIEW







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT

| TEST | S1 |
|-------------------|-------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 4.6 V |
| t_{PHZ}/t_{PZH} | GND |



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCHR162282


18-BIT TO 36-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES087 – SEPTEMBER 1996


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.