### SN74ALVCH162344 1-TO-4 ADDRESS DRIVER WITH 3-STATE OUTPUTS SCES085A – AUGUST 1996 – REVISED OCTOBER 1996

DGG OR DL PACKAGE **Member of the Texas Instruments** (TOP VIEW) Widebus™ Familv EPIC<sup>™</sup> (Enhanced-Performance Implanted 56 OE4 OE1 **CMOS) Submicron Process** 1B1 🛛 2 55 8B1 **Output Ports Have Equivalent 26-**Ω Series 54 8B2 1B2 3 **Resistors, So No External Resistors Are** GND 4 53 GND Required 1B3 🛛 5 52 8B3 • Bus Hold on Data Inputs Eliminates the 1B4 🛛 6 51 8B4 Need for External Pullup/Pulldown 50 VCC Resistors 1A 🛛 8 49**1**8A Package Options Include Plastic 300-mil 2B1 9 48**1**7B1 Shrink Small-Outline (DGG) and Thin 2B2 10 47 7B2 Shrink Small-Outline (DL) Packages GND 11 46 GND 2B3 12 45 **7**83 description 2B4 🛛 13 44**1**7B4 2A 🛛 14 43 7A The SN74ALVCH162344 is a 1-bit-to-4-bit 3A 🛛 15 42 **1**6A address driver used in applications where four 41 6B1 3B1 16 separate memory locations must be addressed by 3B2 **1**17 40**1**6B2 a single address. GND 18 39 🛛 GND The outputs, which are designed to sink up to 38 6B3 3B3 **1**19 12 mA, include 26- $\Omega$  resistors to reduce 37 16B4 3B4 20 overshoot and undershoot. 4A 21 36 **5**A 35 V<sub>CC</sub> V<sub>CC</sub> 22 To ensure the high-impedance state during power 4B1 23 34 🛛 5B1 up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> 4B2 24 33 5B2 through a pullup resistor; the minimum value of GND 25 32 GND the resistor is determined by the current-sinking 4B3 🛛 26 31 5B3 capability of the driver. 4B4 27 30 5B4 Active bus-hold circuitry is provided to hold

unused or floating inputs at a valid logic level.

The SN74ALVCH162344 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

OE2

28

29 OE3

The SN74ALVCH162344 is characterized for operation from -40°C to 85°C.

A-TO-BT ONOTION TABLE							
INF	UTS	OUTPUT					
OE	Α	Bn					
L	Н	Н					
L	L	L					
н	х	7					

#### A-TO-B FUNCTION TABLE

44

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1996, Texas Instruments Incorporated

## SN74ALVCH162344 1-TO-4 ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085A - AUGUST 1996 - REVISED OCTOBER 1996

### logic diagram (positive logic)



## SN74ALVCH162344 **1-TO-4 ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES085A - AUGUST 1996 - REVISED OCTOBER 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	• 1 W
DL package	1.4 W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

#### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V
VIH	V <sub>CC</sub> = 2.3 V to 2.7 V		1.7		V
	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
V	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
VIL		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	v
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2.3 V		-6	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-8	mA
		V <sub>CC</sub> = 3 V		-12	
	Low-level output current $V_{CC} = 2.3 \text{ V}$ $V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3 \text{ V}$			6	
IOL				8	mA
				12	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## SN74ALVCH162344 1-TO-4 ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085A - AUGUST 1996 - REVISED OCTOBER 1996

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TES	T CONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I <sub>OH</sub> = –100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2				
		I <sub>OH</sub> = -4 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
M		1	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V	
VOH		I <sub>OH</sub> = -6 mA	$V_{IH} = 2 V$	3 V	2.4			V	
		I <sub>OH</sub> = -8 mA,	$V_{IH} = 2 V$	2.7 V	2				
		I <sub>OH</sub> = -12 mA,	$V_{IH} = 2 V$	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		$I_{OL} = 4 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.4		
Va			$V_{IL} = 0.7 V$	2.3 V			0.55	V	
VOL		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55		
		I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6		
		I <sub>OL</sub> = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.8		
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		$V_{I} = 0.7 V$		0.0.1/	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
I <sub>I(hold)</sub>		V <sub>I</sub> = 0.8 V V <sub>I</sub> = 2 V		3 V	75			μA	
. ,				3 V	-75	5			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
I <sub>OZ</sub>		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	I <sup>O</sup> = 0	3.6 V			40	μA	
∆ICC		One input at V <sub>CC</sub> – 0.0	$_{ m 6}$ V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V				pF	
Co	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V				pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V	v	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN MAX	< N	ΛIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	В							ns
<sup>t</sup> en	OE	В							ns
<sup>t</sup> dis	OE	В							ns
<sup>t</sup> sk(o) <sup>§</sup>									ns
<sup>t</sup> sk(o) <sup>¶</sup>									ns

§ Skew between outputs of the same bank and same package (same transition). This parameter is warranted but not production tested.
¶ Skew between outputs of all banks of same package (A1–A8 tied together). This parameter is warranted but not production tested.



## SN74ALVCH162344 **1-TO-4 ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES085A – AUGUST 1996 – REVISED OCTOBER 1996

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		V <sub>CC</sub> = 2.5 V ± 0.2 V TYP	V <sub>CC</sub> = 3.3 V ± 0.3 V TYP	UNIT	
<u> </u>	C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 0,	f = 10 MHz			рF
Cpd		Outputs disabled		$C_{L} = 0, \qquad T = T0 MHZ$			





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpHL and tpLH are the same as tpd.







- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPHL and tPLH are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated