SCES083A - AUGUST 1996 - REVISED MAY 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Packaged in Plastic 300-mil Thin Shrink Small-Outline Package

description

This 1-bit to 4-bit address register/driver is designed for 2.3-V to 3.6-V V_{CC} operation. The device is ideal for use in applications where a single address bus is driving four separate memory locations. The SN74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.

When \overline{SEL} is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (\overline{OE}) controls. Each \overline{OE} controls two groups of nine outputs.

When SEL is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. OE controls operate the same as in buffer mode.

When \overline{OE} is logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is logic high, the outputs are in the high-impedance state.

 $\overline{\text{SEL}}$ and $\overline{\text{OE}}$ do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

0020			1 1990 -					
DBB PACKAGE (TOP VIEW)								
	ΓŪ	፲	4)/0					
4Y1 [80	1Y2					
3Y1 [2	79	2Y2					
GND	3	78	GND					
2Y1	4		3Y2 4Y2					
1Y1 [5	76						
V _{CC} [NC [6 7	75	V _{CC} 1Y3					
A1 [-	74 70	2Y3					
GND	8 9	73	GND					
NC [9 10	72 71	3Y3					
A2 [10	70	4Y3					
GND	12	69	GND					
NC	13	68	1Y4					
A3	14	67	2Y4					
V _{CC}	15	66	V _{CC}					
NC	16	65	3Y4					
A4 [17	64	4Y4					
GND	18	63	GND					
CLK	19	62	1Y5					
OE1	20	61	2Y5					
OE2	21	60	3Y5					
SEL [22	59	4Y5					
GND [23	58	GND					
A5	24	57	1Y6					
A6 [25	56	2Y6					
Vcc I	26	55	V _{CC}					
A7 [27	54	3Y6					
NC	28	53	4Y6					
GND [29	52	GND					
A8 [30	51	1Y7					
NC [31	50	2Y7					
GND [32	49	GND					
A9 [33	48	3Y7					
NC	34	47	4Y7					
Vcc	35	46	V _{CC}					
4Y9	36	45	1Y8					
3Y9 [37	44	2Y8					
GND [38	43	GND					
2Y9 [39	42	3Y8					
1Y9 [40	41	4Y8					

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74ALVCH16831 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES083A – AUGUST 1996 – REVISED MAY 1997

description (continued)


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16831 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE									
	OUTPUT								
OE	SEL	CLK	Α	Y					
Н	Х	Х	Х	Z					
L	Н	Х	L	L					
L	Н	Х	Н	Н					
L	L	\uparrow	L	L					
L	L	\uparrow	Н	н					

logic diagram (positive logic)



To Eight Other Channels



SCES083A - AUGUST 1996 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Output voltage range, V_O (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
\ <i>\</i>		V_{CC} = 2.3 V to 2.7 V	1.7		V	
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		v	
V.		V_{CC} = 2.3 V to 2.7 V		0.7	V	
V _{IL} Low-level ir	Low-level input voltage	V_{CC} = 2.7 V to 3.6 V		0.8	v	
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 2.3 V		-12	2	
IOH	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 2.3 V		12		
IOL	Low-level output current $V_{CC} = 2.7 V$	V _{CC} = 2.7 V		12	mA	
	V _{CC} = 3 V			24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
Т _А	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES083A - AUGUST 1996 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I _{OH} = –100 μA		2.3 V to 3.6 V	V _{CC} -0.2				
		I _{OH} = -6 mA,	VIH = 1.7 V	2.3 V	2				
Maria			VIH = 1.7 V	2.3 V	1.7			v	
VOH		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			v	
			vIH = 2 v	3 V	2.4				
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
V _{OL}		la: 10 mA	V _{IL} = 0.7 V	2.3 V			0.7	0.7 V 0.4 0.55	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		V _I = 0.7 V		2.3 V	45				
		V _I = 1.7 V V _I = 0.8 V		2.3 V	-45			μA	
II(hold)				3 V	75				
		VI = 2 V	V ₁ = 2 V		-75				
		V _I = 0 to 3.6 V [‡]		3.6 V			±500		
I _{OZ}		V _O = V _{CC} or GND		3.6 V	3.6 V		±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
<u> </u>	Control inputs			3.3 V		4.5		.	
Ci	Data inputs	$V_{I} = V_{CC}$ or GND				5		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		7.5		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$\begin{array}{c c} V_{CC} = 2.5 \ V \\ \pm \ 0.2 \ V \end{array} V_{CC} = 2.7 \ V$		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, A data before CLK [↑]	2		2		1.6		ns
t _h	Hold time, A data after CLK↑	0.7		0.5		1.1		ns



SN74ALVCH16831 **1-TO-4 ADDRESS REGISTER/DRIVER** WITH 3-STATE OUTPUTS SCES083A – AUGUST 1996 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	۲ <mark>۰۵</mark> × ۲۰۰۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۰۵ × ۲۰۰۵ × ۲۰۰۵ × ۲۰۰۵ ×	3.3 V 3 V	UNIT
	(INFOT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			150		150		150		MHz
^t pd	А		1.7	4.6		4.1	1.6	3.6	
	CLK	Y	1.6	5.1		4.4	1.5	3.9	ns
	SEL		1.8	5.8		5.2	1.7	4.4	
ten	OE	Y	1.2	5.6		5	1.2	4.3	ns
^t dis	OE	Y	2.1	5.7		4.7	1.6	4.5	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS		V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	ТҮР		
	Dower dissipation conscitance	Outputs enabled	$C_{I} = 0 pF$, $f = 10 MHz$	119	132	۶F
Cpd	C _{pd} Power dissipation capacitance	Power dissipation capacitance $C_L = 0 \text{ pF},$	$C_{L} = 0 \text{ pr}, 1 = 10 \text{ MHz}$	22	25	рг



SCES083A - AUGUST 1996 - REVISED MAY 1997



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PI7} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16831 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES083A – AUGUST 1996 – REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V 0 6 V **S1** TEST **S**1 O Open **500** Ω From Output Open tpd **Under Test** O GND tPLZ/tPZL 6 V $C_1 = 50 \, pF$ GND **500** Ω tPHZ/tPZH (see Note A) LOAD CIRCUIT tw 2.7 V 1.5 V 1.5 V Input 2.7 V Timing 1.5 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th 2.7 V Data • 2.7 V 1.5 V . 1.5 V Input **Output Control** 0 V .5 V 1.5 V (low-level enabling) VOLTAGE WAVEFORMS - 0 V SETUP AND HOLD TIMES **t**PLZ tPZL⁻ Output 3 V 2.7 V Waveform 1 15 V 1.5 V 1.5 V S1 at 6 V Input V_{OL} + 0.3 V (see Note B) VOL 0 V tPZH -- tPHZ ^tPLH ^tPHL Output – Vон Vон Waveform 2 V_{OH} – 0.3 V 1.5 V Output 1.5 V 1.5 V S1 at GND 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tp_{I 7} and tp_{HZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .

 - G. tpHL and tpLH are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated