SN74ALVCH162830 **1-TO-2 ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES082A – AUGUST 1996 – REVISED DECEMBER 1996

	SCES082A - 7			
 Member of the Texas Instruments Widebus™ Family 		BB PAC (TOP V	-	E
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	2Y2 [1Y2 [] 1Y3] 2Y3
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required 	GND [2Y1 [1Y1 [3 4	78 77] GND] 1Y4] 2Y4
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	V _{CC} [A1 [A2 [6 7	75 74] V _{CC}] 1Y5] 2Y5
 Packaged in Plastic 300-mil Thin Shrink Small-Outline Package 	GND [A3 [A4 [9 10	72 71] GND] 1Y6] 2Y6
description	GND [A5 [12	69] GND] 1Y7
This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V V_{CC} operation.	A6 [V _{CC} [15	66] 2Y7] V _{CC}
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.	A7 [A8 [17	64] 1Y8] 2Y8
The outputs, which are designed to sink up to 12 mA, include 26- Ω resistors to reduce overshoot and undershoot.	GND [19 20	62 61] GND] 1Y9] 2Y9] 1Y10
To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.	A10 [GND [A11 [A12 [Vcc]	22 23 24 25	59 58 57 56] 2Y10] GND] 1Y11] 2Y11] V _{CC}
The SN74ALVCH162830 is packaged in TI's thin shrink small-outline (DBB) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.	A13 [A14 [GND [A15 [A16]	27 28 29 30	54 53 52 51] 1Y12] 2Y12] GND] 1Y13] 2Y13
The SN74ALVCH162830 is characterized for operation from –40°C to 85°C.	GND [A17 [A18 [V _{CC} [2Y18 [33 34 35	49 48 47 46] GND] 1Y14] 2Y14] V _{CC}] 1Y15
		1	E	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1Y18 [

GND

2Y17

1Y17 [

37

38

39

40

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

44 2Y15

43 GND

42 1Y16

41 2Y16

SN74ALVCH162830 **1-TO-2 ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES082A - AUGUST 1996 - REVISED DECEMBER 1996

FUNCTION TABLE								
INPUTS			OUTI	PUTS				
OE1	OE2	Α	1Yn 2Y					
L	Н	Н	Н	Z				
L	н	L	L	Z				
н	L	Н	Z	н				
н	L	L	Z	L				
L	L	н	н	н				
L	L	L	L	L				
Н	Н	Х	Z	Z				

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DBB package	106°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
	High lovel input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
		V_{CC} = 2.3 V to 2.7 V		0.7	V
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
	V _{CC} = 2.3 V		-6		
ЮН	High-level output current	$V_{CC} = 2.7 V$		-8	mA
	V _{CC} = 3 V		-12		
		V _{CC} = 2.3 V		6	
IOL	Low-level output current	$V_{CC} = 2.7 V$	8		mA
	V _{CC} = 3 V			12	
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V
Τ _Α	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162830 **1-TO-2 ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES082A - AUGUST 1996 - REVISED DECEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT
		I _{OH} = –100 μA		2.3 V to 3.6 V	V _{CC} -0.2			
		I _{OH} = -4 mA,	VIH = 1.7 V	2.3 V	1.9			
N/		1 0 m 1	VIH = 1.7 V	2.3 V	1.7			V
VOH		I _{OH} = -6 mA	V _{IH} = 2 V	3 V	2.4			
		I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2			
		I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2			
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	
		I _{OL} = 4 mA,	$V_{IL} = 0.7 V$	2.3 V			0.4	
V		les 6 mA	V _{IL} = 0.7 V	2.3 V			0.55	V
VOL		I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V			0.55	
		I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6	
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8	
lj		V _I = V _{CC} or GND		3.6 V			±5	μA
		V _I = 0.7 V	.7 V		45			
		V _I = 1.7 V		2.3 V	-45			μA
I _{l(hold)}		V _I = 0.8 V		21/	75			
· · /		V _I = 2 V		3 V -75				
		V _I = 0 to 3.6 V [‡]		3.6 V			±500	
I _{OZ}		$V_{O} = V_{CC} \text{ or GND}$ 3.6 V			±10	μΑ		
ICC		V _I = V _{CC} or GND,	I <mark>O</mark> = 0	3.6 V			40	μA
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	2.3 V to 3.6 V			750	μA
	Control inputs			2.2.1		4.5		- 5
C _i	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		5		pF
Co	Outputs	V _O = V _{CC} or GND		3.3 V		7.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	×
^t pd	А	Y	1.7	4.4		4	1.7	3.5	ns
^t en	OE	Y	1	6.2		5.7	1	4.8	ns
^t dis	OE	Y	2.2	6.4		5.4	1.7	5.2	ns

operating characteristics, $T_A = 25^{\circ}C$

Γ	PARAMETER			TEST CONDITIONS	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	CC = 2.5 V VCC = 3.3 V ± 0.2 V ± 0.3 V	
					TYP	TYP	
Γ			Outputs enabled	$C_{I} = 0 pF.$ f = 10 MHz	50	54	٥F
Ľ	C _{pd} Power dissipation capacitance	Outputs disabled	$C_L = 0 pF$, $f = 10 MHz$	8	8	рг	



SN74ALVCH162830 1-TO-2 ADDRESS DRIVER WITH 3-STATE OUTPUTS SCES082A – AUGUST 1996 – REVISED DECEMBER 1996

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V 4.6 V TEST **S**1 0 **S**1 Open **500** Ω Open tpd \cap From Output tPLZ/tPZL 4.6 V **Under Test** GND tPHZ/tPZH GND $C_L = 50 \text{ pF}$ **500** Ω (see Note A) tw LOAD CIRCUIT 2.3 V 1.2 V 1.2 V Input 2.3 V Timing 1.2 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th 2.3 V Data 1.2 V 2.3 V 1.2 V Output Input 0 V Control 1.2 V 1.2 V (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES ^tPZL ^tPLZ 2.3 V Output 2.3 V .2 V Waveform 1 1.2 V Input 1.2 V VOL + 0.3 V S1 at 4.6 V Vol 0 V (see Note B) tPHZ **t**PLH ^tPZH ^tPHL Output VOH Waveform 2 ۷он V_{OH} – 0.3 V S1 at GND 1.2 V Output 1.2 V 1.2 V (see Note B) 0 V VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

- NOTES: A. $\ensuremath{\mathsf{C}_L}$ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH162830 **1-TO-2 ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES082A - AUGUST 1996 - REVISED DECEMBER 1996



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPHL and tPLH are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated