- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Plastic 300-mil Thin Shrink Small-Outline Package

description

This 1-bit-to-2-bit address driver is designed for 2.3-V to 3.6-V $V_{\rm CC}$ operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVCH16830 is packaged in TI's thin shrink small-outline (DBB) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16830 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INPUTS			OUTPUTS		
OE1	OE2	Α	1Yn	2Yn	
L	Н	Н	Н	Z	
L	Н	L	L	Z	
Н	L	Н	z	Н	
Н	L	L	z	L	
L	L	Н	Н	Н	
L	L	L	L	L	
Н	Н	Χ	Z	Z	

			
2Y2 [] ₁	┚ᇷᆸ	1Y3
1Y2 [2	79	2Y3
GND [3	78	GND
2Y1 [4	77	1Y4
1Y1 [5	76	2Y4
V _{CC} [6	75	V_{CC}
A1 [7	74	1Y5
A2 [8	73	2Y5
GND [9	72	GND
A3 [10	71	1Y6
A4 [11	70	2Y6
GND [12	69	GND
A5 [13	68	1Y7
A6 [14	67	2Y7
V _{CC} [15	66	V_{CC}
A7 [16	65	1Y8
A8 [17	64	2Y8
GND [18	63	GND
A9 [19	62	1Y9
OE1	20	61	2Y9
OE2 [21	60	1Y10
A10 [22	59	2Y10
GND [23	58	GND
A11 [24	57	1Y11
A12 [25	56	2Y11
Vcc [26	55	v_{CC}
A13 [27	54	1Y12
A14 [28	53	2Y12
GND [29	52	GND
A15 [30	51	1Y13
A16 [31	50	2Y13
GND [32	49	GND
A17 [33	48	1Y14
A18 [34	47	2Y14
V _{CC}	35	46	V_{CC}
2Y18 [36	45	1Y15
1Y18 [37	44	2Y15
GND [38	43	GND
2Y17 [39	42	1Y16
1Y17 [40	41	2Y16

DBB PACKAGE

(TOP VIEW)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	0.84 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



PRODUCT PREVIEW

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
V	Light level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V	Low level input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	v
٧ _I	Input voltage		0	Vcc	V
٧o	Output voltage		0	Vcc	V
		V _{CC} = 2.3 V		-12	
loh	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 2.3 V		12	
loL	Low-level output current	V _{CC} = 2.7 V		12	mA
	VCC = 3 V			24	
Δt/Δν	Input transition rise or fall rate	•	0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST C	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$		3 V to 3.6 V	V _{CC} -0.2				
		$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2				
\/a			V _{IH} = 1.7 V	2.3 V	1.7			٧	
VOH		I _{OH} = -12 mA	V 0.V	2.7 V	2.2			v	
			V _{IH} = 2 V	3 V	2.4				
		$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		3 V to 3.6 V			0.2		
		$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.7 V	2.3 V			0.4		
VOL		lo. – 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	V	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.7 V		2.3 V	45				
		V _I = 1.7 V		2.5 V	-45				
I _{I(hold)}		$V_{I} = 0.8 V$		3 V	75			μΑ	
		V _I = 2 V] 3 V	-75				
		$V_{\parallel} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	<u>] </u>	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
ΔlCC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
C	Control inputs	VI = Voc or GND		3.3 V				nE.	
Ci	Data inputs	V _I = V _{CC} or GND		3.3 V				pF	
Co	Outputs	V _O = V _{CC} or GND		3.3 V				pF	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 2.7 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
	(1141 01)	(001101)	MIN MAX	MIN MAX	MIN MAX	<u> </u>
^t pd	А	Y				ns
t _{en}	ŌĒ	Υ				ns
^t dis	ŌĒ	Υ				ns

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS		± 0.2 V			
					TYP	TYP	
<u> </u>	Power dissipation capacitance	Outputs enabled	C 0 pE	f _ 10 MHz			pF
C _{pd}	Fower dissipation capacitance	Outputs disabled	$C_L = 0 \text{ pr},$	F, f = 10 MHz			ρг



PRODUCT PREVIEW

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.


PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \,\Omega$, $t_{f} \leq 2.5 \,\text{ns}$, $t_{f} \leq 2.5 \,\text{ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzi and tpzH are the same as ten.
 - G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V \pm 0.3 V



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5 \text{ ns. } t_f \leq 2.5 \text{ ns.}$
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpHL and tpLH are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated