SCES080 - JULY 1996

 Member of the Texas Instruments Widebus™ Family 		OR DL PACKAGE TOP VIEW)			
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 			56 GND 55 SEL		
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V 	A1 GND	3	54 B1 53 GND		
Using Machine Model (C = 200 pF, R = 0)	A2 [52 B2		
 Latch-Up Performance Exceeds 250 mA 	A3 [51 B3		
Per JEDEC Standard JESD-17	v _{cc} [7	50 VCC		
 Bus Hold on Data Inputs Eliminates the 	A4 [49 B4		
Need for External Pullup/Pulldown	A5 🛛		48 B5		
Resistors	A6 🛛		47 B6		
 Package Options Include Plastic 300-mil 	GND		46 GND		
Shrink Small-Outline (DL) and Thin Shrink			45 B7		
Small-Outline (DGG) Packages			44 B8		
description	A9 [43 B9		
description	A10 [A11 [42 B10 41 B11		
This 18-bit universal bus transceiver is designed	A11 [40 B12		
for 2.3-V to 3.6-V V _{CC} operation.			39 GND		
Data flow in each direction is controlled by			38 B13		
output-enable (OEAB and OEBA) and clock		20	37 B14		
enable (CLKENBA) inputs. For the A-to-B data		-	36 B15		
flow, the data flows through a single register. The	v _{cc} [35 V _{CC}		
B-to-A data can flow through a four-stage pipeline	A16 [23	34 B16		
register path, or through a single register path,			33 B17		
depending on the state of SEL.			32 GND		
Data is stored in the internal registers on the			31 B18		
low-to-high transition of the CLK input, provided			30 CLK		
that the appropriate CLKENBA input is low. The B-to-A data transfer is synchronized with the CLK	CLKENBA	28	29] GND		

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16524 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16524 is characterized for operation from -40°C to 85°C.



input.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

logic diagram (positive logic)





FUNCTION TABLE B-TO-A STORAGE (OEBA = L)

	INPUTS							
CLKENBA	CLK	SEL	В	Α				
Н	Х	Х	Х	A0 [†]				
L	\uparrow	Н	L	L				
L	\uparrow	Н	н	Н				
L	\uparrow	L	L	L‡				
L	\uparrow	L	н	н‡				

[†]Output level before the indicated steady-state input conditions were established

[‡] Four positive CLK edges are needed to propagate data from B to A when SEL is low.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note	3): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABTAdvanced BiCMOS Technology Data Book*.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
V	High lovel input veltage	V_{CC} = 2.7 V to 3.6 V	2		V
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		v
VIL		V _{CC} = 2.7 V to 3.6 V		0.8 0.7 0 VCC 0 VCC -12 -12 -12 -24	v
۷IL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V			v
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		0 V _{CC} -12 -12 -24	
		V _{CC} = 2.3 V		12	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V			
$\Delta t/\Delta v$	Input transition rise or fall rate	÷	0	10	ns/V
Тд	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCES080 - JULY 1996

PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0	.2			
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2				
Vau		V _{IH} = 1.7 V	2.3 V	1.7			v	
VOH	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			V	
		V _{IH} = 2 V	3 V	2.4				
	I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
	l _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
V _{OL}	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
	lot = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	V	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	-	
	I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
l	$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
	V _I = 0.7 V		2.3 V	45				
	V _I = 1.7 V		2.3 V	-45			μA	
Ihold	V _I = 0.8 V		3 V	75				
	V _I = 2 V		3 V	-75				
	$V_{I} = 0$ to 3.6 V [‡]		3.6 V			±500		
IOZ§	$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
Icc	$V_{I} = V_{CC}$ or GND,	I <mark>O</mark> = 0	3.6 V			40	μA	
∆ICC	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ	
Ci Control inputs	V _I = V _{CC} or GND		3.3 V		3		pF	
C ₀ A or B ports	$V_{O} = V_{CC} \text{ or } GND$		3.3 V		7		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter IOZ includes the input leakage current.

timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

			= VCC ±0.2		V _{CC} =	2.7 V	۲ <mark>0.5 V_{CC} =</mark>		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	120	0	125	0	150	MHz
tw	Pulse duration, CLK high or low		3.2		3.2		3		ns
		B data before CLK↑	1.5		1.2		1.1		
t _{su}	Setup time	SEL before CLK↑	2.7		2.4		2.1		ns
		CLKENBA before CLK [↑]	2.7		2.6		2		
		B data after CLK↑	1		0.6		1.2		
th	Hold time	SEL after CLK↑	0.5		0.2		0.8		ns
		CLKENBA after CLK [↑]	0.1		0.1		0.3		



SCES080 - JULY 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT	
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX		
fmax			120		125		150		MHz	
^t pd	A	В	1	4.5		3.8	1	3.2	ns	
	CLK	А	1	6.7		6.2	1	5.2		
^t en	OEAB or OEBA	A or B	1	6.6		6.1	1	5.1	ns	
^t dis	OEAB or OEBA	A or B	1	6.5		5.4	1	4.9	ns	

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP	
<u> </u>	Power dissipation capacitance	Outputs enabled	Ci = 50 pF. f = 10 MHz	160	160	рF
Cpd	Fower dissipation capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz	180	180	μr



SCES080 - JULY 1996




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCES080 - JULY 1996



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns,
- $t_{\rm f} \le 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated