SCES078A - JULY 1996 - REVISED JULY 1996


- Members of the Texas Instruments Widebus™ Family
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Capability (-32 mA/64 mA)
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds V_{CC}
- Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

description

The 'ALVTH16821 are 20-bit bus-interface flip-flops with 3-state outputs designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'ALVTH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK), the flip-flops store the logic levels set up at the Q outputs.

SN54ALVTH16821 . . . WD PACKAGE SN74ALVTH16821 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SCES078A - JULY 1996 - REVISED JULY 1996

description (continued)


The SN74ALVTH16821 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16821 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16821 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each 10-bit section)

	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	X	Χ	Z

logic diagram (positive logic)



10 Mile Other Chainler



To Nine Other Channels



SCES078A - JULY 1996 - REVISED JULY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-of	If state, V_O (see Note 1) -0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16821	96 mA
SN74ALVTH16821	128 mA
Output current in the high state, IO: SN54ALVTH16821	–48 mA
SN74ALVTH16821	–64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2	2): DGG package 1 W
^ ^	DGV package 1 W
	DL package1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54ALVTH16821 SN		SN74ALVT	SN74ALVTH16821		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	2.7	2.3	2.7	V	
VIH	High-level input voltage		1.7		1.7		V	
VIL	Low-level input voltage			0.7		0.7	V	
٧ _I	Input voltage		0	5.5	0	5.5	V	
I _{OH}	High-level output current			-6		-8	mA	
lo.	Low-level output current			6		8	mA	
lOL	Low-level output current; current duty cycle ≤ 50%; f ≥	≥1 KHz	18 24		24	IIIA		
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
T _A	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SN54ALVTH16821, SN74ALVTH16821 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCES078A – JULY 1996 – REVISED JULY 1996

recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V \pm 0.3 V (see Note 3)

			SN54ALVT	H16821	SN74ALVT	H16821	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	3	3.6	V
٧ _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
٧ _I	Input voltage		0	5.5	0	5.5	V
ЮН	High-level output current			-24		-32	mA
	Low-level output current			24		32	mA
IOL	Low-level output current; current duty cycle ≤ 50%; f ≥	duty cycle ≤ 50%; f ≥ 1 KHz		48		64	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCES078A - JULY 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	TEC	CONDITIONS		SN54A	LVTH168	321	SN74A	LVTH168	321	UNIT
PARAMETER	1231	CONDITIONS		MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNII
VIK	$V_{CC} = 2.3 \text{ V},$	I _I = -18 mA				-1.2			-1.2	٧
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100 \mu A$		V _{CC} -0.2			V _{CC} -0.2			
Voн	V _{CC} = 2.3 V	$I_{OH} = -6 \text{ mA}$	OH = - 6 mA							V
	VCC = 2.5 V	$I_{OH} = -8 \text{ mA}$					1.7			
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA				0.2			0.2	
		IOL = 6 mA			-	0.5		-		
VOL	V _{CC} = 2.3 V	IOL = 8 mA							0.5	V
	VCC = 2.5 V	$I_{OL} = 18 \text{ mA}$				0.5				
		$I_{OL} = 24 \text{ mA}$							0.5	
	$V_{CC} = 2.7 \text{ V},$	V _I = GND	Control inputs			±1			±1	
l ₁	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 2.7 V	Data inputs			10			10	μA 10
, 'I	V _{CC} = 2.7 V	AI = ACC				10			10	
	VCC = 2.7 V	V _I = 0	Data inputs			-5			- 5	
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to	4.5 V			±100			±100	μΑ
	V _{CC} = 2.3 V	V _I = 0.7 V			90			90		
l _{l(hold)}		V _I = 1.7 V	Data inputs		75			75		μΑ
	$V_{CC} = 2.7 V^{\ddagger}$,	$V_{I} = 0 \text{ to } 2.7 \text{ V}$								
I _{EX} §	$V_{CC} = 2.3 \text{ V},$	$V_0 = 3.6 \text{ V}$								μΑ
IOZ(PU/PD)¶	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5}$ V _I = GND or V _{CC} , \overline{OE}					±100			±100	μΑ
lozh	$V_{CC} = 2.7 \text{ V}, V_{O} = 2.7$	$V, V_{ } = 0.7 V \text{ or}$	1.7 V			5			5	μΑ
lozL	$V_{CC} = 2.7 \text{ V}, V_{O} = 0 \text{ V}$	$V_1 = 0.7 \text{ V or } 1.7 \text{ V}$	7 V			– 5			- 5	μΑ
			Outputs high		0.04	0.09		0.04	0.09	
loo		$I_O = 0$,	Outputs low		2.3	4.5		2.3	4.5	mA
lcc	$V_I = V_{CC}$ or GND		Outputs disabled		0.04	0.09		0.04	0.09	ША
C _i	$V_{CC} = 2.5 \text{ V},$	$V_{I} = 2.5 \text{ V or } 0$			3			3		pF
Co	$V_{CC} = 2.5 \text{ V},$	$V_0 = 2.5 \text{ V or } 0$			9			9		pF



[†] All typical values are at V_{CC} = 2.5 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $[\]S$ Current into an output in the high state when $V_O > V_{CC}$

[¶] High-impedance state during power up/high-impedance state during power down

SCES078A - JULY 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

DADAMETED		F CONDITIONS		SN54A	LVTH168	321	SN74A	LVTH168	321		
PARAMETER	IES	CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK	V _{CC} = 3 V,	I _I = -18 mA				-1.2			-1.2	V	
	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA		V _{CC} -0.2			V _{CC} -0.2				
Voн	V2V	$I_{OH} = -24 \text{ mA}$		2						V	
	ACC = 3 A	$I_{OH} = -32 \text{ mA}$					2				
	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu\text{A}$				0.2			0.2		
		$I_{OL} = 16 \text{ mA}$							0.4		
Voi		$I_{OL} = 24 \text{ mA}$				0.5				V	
VOL	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$							0.5	V	
		$I_{OL} = 48 \text{ mA}$				0.55					
		$I_{OL} = 64 \text{ mA}$	= 64 mA						0.55		
	$V_{CC} = 3.6 \text{ V}, V_I = V_I$	CC or GND	Control inputs			±1			±1		
	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V	Control inputs			10			10		
lį		V _I = 5.5 V	<u> </u>			20			20	μΑ	
	V _{CC} = 3.6 V	VI = VCC	Data inputs			10			10		
		V _I = 0				- 5			– 5		
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to	4.5 V			±100			±100	μΑ	
	V _{CC} = 3 V	V _I = 0.8 V		75			75				
I _{I(hold)}	ACC = 2 A	V _I = 2 V	Data inputs	-75			-75			μΑ	
, ,	$V_{CC} = 3.6 V^{\ddagger}$,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$				±500			±500		
I _{EX} §	$V_{CC} = 3 V$,	$V_0 = 5.5 \text{ V}$				125			125	μΑ	
IOZ(PU/PD)¶	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}_{I} = \text{GND or } V_{CC}, \overline{\text{OE}}$	V to V _{CC} , = don't care				±100			±100	μΑ	
lozh	V _{CC} = 3.6 V, V _O = 3 \	/, V _I = 0.8 V or 2	V			5			5	μΑ	
I _{OZL}	$V_{CC} = 3.6 \text{ V}, V_{O} = 0.5$	5 V, V _I = 0.8 V or	2 V			-5			- 5	μΑ	
			Outputs high		0.07	0.09		0.07	0.09		
laa		$I_O = 0$,	Outputs low		3.2	5		3.2	5	mA	
Icc	$V_I = V_{CC}$ or GND	10	Outputs disabled		0.07	0.09		0.07	0.09	ША	
∆l _{CC} #	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} = 0.6 \text{ V}$, Other inputs at V_{CC} or GND				0.2			0.2	mA		
C _i	$V_{CC} = 3.3 \text{ V},$	V _I = 3.3 V or 0			3			3		pF	
Co	$V_{CC} = 3.3 \text{ V},$	$V_0 = 3.3 \text{ V or } 0$	1		9			9		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $[\]S$ Current into an output in the high state when $V_O > V_{CC}$

[¶] High-impedance state during power up/high-impedance state during power down

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALV	ГН16821	SN74ALVT	SN74ALVTH16821		
			MIN	MAX	MIN	MAX	UNIT	
f _{clock}	Clock frequency		0	200	0	200	MHz	
t _W	Pulse duration, CLK high or low		1.5		1.5		ns	
t _{su}	Setup time, data before CLK↑	High or low	2		2		ns	
th	Hold time, data after CLK↑	High or low	0.3		0.3		ns	

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVT	H16821	SN74ALVT	H16821	UNIT
			MIN	MAX	MIN	MAX	UNIT
f _{clock}	Clock frequency		0	300	0	300	MHz
t _W	Pulse duration, CLK high or low		1.5		1.5		ns
t _{su}	Setup time, data before CLK↑	High or low	1.7		1.7		ns
th	Hold time, data after CLK↑	High or low	0		0	_	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то		SN54ALVTH16821		SN74ALVTH16821		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	TYP [†]	MAX	UNIT
f _{max}			200		200			MHz
t _{pd}	CLK	Q	1.5	5.7	1.5	2.8	5.2	ns
t _{en}	ŌĒ	Q	2	5.5	2	2.9	5	ns
t _{dis}	ŌĒ	Q	2.5	6.5	2.5	4.1	6	ns


 $[\]dagger$ All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVT	H16821	SN74	ALVTH1	6821	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	TYP [‡]	MAX	UNII
fmax			300		300			MHz
^t pd	CLK	Q	1.5	4.2	1.5	2.3	3.7	ns
^t en	ŌĒ	Q	1.2	4.1	1.2	2.2	3.6	ns
t _{dis}	ŌĒ	Q	2	5.5	2	3.4	5	ns

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION V_{CC} = 3.3 V \pm 0.3 V



INVERTING AND NONINVERTING OUTPUTS NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated