SCES077A - JULY 1996 - REVISED JULY 1996


- Members of the Texas Instruments Widebus™ Family
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Capability (–32 mA/64 mA)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds V<sub>CC</sub>
- Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

#### description

The 'ALVTH16841 are 20-bit bus-interface D-type latches with 3-state outputs designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'ALVTH16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

SN54ALVTH16841 . . . WD PACKAGE SN74ALVTH16841 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



The 'ALVTH16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides truedata at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $1\overline{OE}$  or  $2\overline{OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable  $(\overline{OE})$  input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SCES077A - JULY 1996 - REVISED JULY 1996

#### description (continued)

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ALVTH16841 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16841 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16841 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each 10-bit section)

	INPUTS		ОИТРИТ
Œ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	Χ	Z

### logic diagram (positive logic)



**To Nine Other Channels** 



To Nine Other Channels

SCES077A - JULY 1996 - REVISED JULY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)
Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> (see Note 1) −0.5 V to 7 V
Output current in the low state, I <sub>O</sub> : SN54ALVTH16841
SN74ALVTH16841 128 mA
Output current in the high state, I <sub>O</sub> : SN54ALVTH16841 –48 mA
SN74ALVTH16841 –64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )
Output clamp current, $I_{OK}$ ( $V_O < 0$ )
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DGG package
DGV package 1 W
DL package 1.4 W
Storage temperature range, T <sub>stq</sub>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

### recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54ALVT	H16841	SN74ALVT	H16841	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.3	2.7	2.3	2.7	V
VIH	High-level input voltage		1.7		1.7		V
V <sub>IL</sub>	Low-level input voltage			0.7		0.7	V
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
IOH	High-level output current			-6		-8	mA
la.	Low-level output current			6		8	mA
lOL	Low-level output current; current duty cycle ≤ 50%; f ≥ 1 KHz			18		24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



# SN54ALVTH16841, SN74ALVTH16841 2.5-V/3.3-V 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCES077A – JULY 1996 – REVISED JULY 1996

## recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54ALVT	H16841	SN74ALVT	H16841	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	3	3.6	V
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage			0.8		8.0	V
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
ЮН	High-level output current			-24		-32	mA
la.	Low-level output current			24		32	mA
IOL	Low-level output current; current duty cycle ≤ 50%; f ≥ 1 KHz			48		64	ША
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Δ Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCES077A - JULY 1996 - REVISED JULY 1996

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	TEC	CONDITIONS		SN54A	LVTH168	341	SN74A	LVTH168	341	UNIT
PARAMETER	1231	CONDITIONS		MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK	$V_{CC} = 2.3 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2			-1.2	V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100 \mu A$		V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			
Voн	V <sub>CC</sub> = 2.3 V	$I_{OH} = -6 \text{ mA}$		1.7						V
	VCC = 2.5 V	$I_{OH} = -8 \text{ mA}$					1.7			
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OL</sub> = 100 μA				0.2			0.2	
		IOL = 6  mA			-	0.5		-		
VOL	V <sub>CC</sub> = 2.3 V	IOL = 8  mA							0.5	V
	VCC = 2.5 V	$I_{OL} = 18 \text{ mA}$				0.5				
		$I_{OL} = 24 \text{ mA}$	_						0.5	
	$V_{CC} = 2.7 \text{ V},$	V <sub>I</sub> = GND	Control inputs			±1			±1	
l <sub>l</sub>	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 2.7 V	Data inputs			10			10	μΑ
"	V <sub>CC</sub> = 2.7 V	AI = ACC				10			10	
	VCC = 2.7 V	V <sub>I</sub> = 0	Data Inputs			<b>–</b> 5			<b>–</b> 5	
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to	4.5 V			±100			±100	μΑ
	V <sub>CC</sub> = 2.3 V	V <sub>I</sub> = 0.7 V			90			90		
l <sub>l(hold)</sub>		V <sub>I</sub> = 1.7 V	Data inputs		75			75		μΑ
	$V_{CC} = 2.7 V^{\ddagger}$ ,	$V_{I} = 0 \text{ to } 2.7 \text{ V}$								
I <sub>EX</sub> §	$V_{CC} = 2.3 \text{ V},$	$V_0 = 3.6 \text{ V}$								μΑ
loz(pu/pd)¶	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}_{I} = \text{GND or } V_{CC}, \overline{\text{OE}}$					±100			±100	μА
lozh	$V_{CC} = 2.7 \text{ V}, V_{O} = 2.7$	$V, V_{ } = 0.7 V \text{ or}$	1.7 V			5			5	μΑ
lozL	$V_{CC} = 2.7 \text{ V}, V_{O} = 0 \text{ V}$	$V_1 = 0.7 \text{ V or } 1.7 \text{ V}$	7 V			-5			<b>-</b> 5	μΑ
			Outputs high		0.04	0.09		0.04	0.09	
loo		$I_O = 0$ ,	Outputs low		2.3	4.5		2.3	4.5	mA
l <sub>CC</sub>	$V_I = V_{CC}$ or GND		Outputs disabled		0.04	0.09		0.04	0.09	IIIA
C <sub>i</sub>	$V_{CC} = 2.5 \text{ V},$	$V_{I} = 2.5 \text{ V or } 0$			3			3		pF
Co	$V_{CC} = 2.5 \text{ V},$	$V_0 = 2.5 \text{ V or } 0$			9			9		pF



<sup>†</sup> All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

<sup>§</sup> Current into an output in the high state when VO > VCC

<sup>¶</sup> High-impedance state during power up/high-impedance state during power down

SCES077A - JULY 1996 - REVISED JULY 1996

## electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

DADAMETED	TE03	T CONDITIONS		SN54A	LVTH168	341	SN74A	LVTH168	341	
PARAMETER	IES:	CONDITIONS		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA				-1.2			-1.2	V
	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0.2			V <sub>CC</sub> −0.2			
Voн	VOH			2						V
	ACC = 3 A	$I_{OH} = -32 \text{ mA}$					2			
	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu\text{A}$				0.2			0.2	
		$I_{OL} = 16 \text{ mA}$							0.4	
Voi		$I_{OL} = 24 \text{ mA}$				0.5				V
VOL	V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$							0.5	V
		$I_{OL} = 48 \text{ mA}$				0.55				
		$I_{OL} = 64 \text{ mA}$							0.55	
	$V_{CC} = 3.6 \text{ V},  V_I = V_I$	CC or GND	C or GND			±1			±1	
	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V	Control inputs			10			10	
lį	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V				20			20	μΑ
		VI = VCC	Data inputs			10			10	
		V <sub>I</sub> = 0				<b>-</b> 5			<b>–</b> 5	
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to	4.5 V			±100			±100	μΑ
	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V		75			75			
I <sub>I(hold)</sub>	ACC = 2 A	V <sub>I</sub> = 2 V	Data inputs	-75			-75			μΑ
, ,	$V_{CC} = 3.6 V^{\ddagger}$ ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$				±500			±500	
I <sub>EX</sub> §	$V_{CC} = 3 V$ ,	V <sub>O</sub> = 5.5 V				125			125	μΑ
IOZ(PU/PD)¶	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}}$	V to V <sub>CC</sub> , = don't care				±100			±100	μΑ
lozh	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 3 \	/, V <sub>I</sub> = 0.8 V or 2	V			5			5	μΑ
I <sub>OZL</sub>	$V_{CC} = 3.6 \text{ V}, V_{O} = 0.5$	5 V, V <sub>I</sub> = 0.8 V or	2 V			-5			<b>-</b> 5	μΑ
			Outputs high		0.07	0.09		0.07	0.09	
loo		$I_O = 0$ ,	Outputs low		3.2	5		3.2	5	mA
Icc			Outputs disabled		0.07	0.09		0.07	0.09	ША
∆l <sub>CC</sub> #		V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> –0.6 V, Other inputs at V <sub>CC</sub> or GND				0.2			0.2	mA
C <sub>i</sub>	V <sub>CC</sub> = 3.3 V,	$V_{I} = 3.3 \text{ V or } 0$			3			3		pF
Co	V <sub>CC</sub> = 3.3 V,	$V_0 = 3.3 \text{ V or } 0$	)		9			9		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $<sup>\</sup>S$  Current into an output in the high state when  $V_O > V_{CC}$ 

<sup>¶</sup> High-impedance state during power up/high-impedance state during power down

<sup>#</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCES077A - JULY 1996 - REVISED JULY 1996

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVT	H16841	SN74ALVTH	UNIT	
			MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high or low		1.5		1.5		ns
t <sub>su</sub>	Setup time, data before LE↑	High or low	1.5		1.5		ns
th	Hold time, data after LE↑	High or low	0.4		0.4		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

		S		H16841	SN74ALVT	LINIT	
			MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high or low		1.5		1.5		ns
t <sub>su</sub>	Setup time, data before LE↑	High or low	1		1		ns
th	Hold time, data after LE↑	High or low	0.5		0.5		ns

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVT	SN74	UNIT			
PARAMETER	(INPUT) (OUTPUT)	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	UNII	
<b>.</b>	D	Q	1.2	4.7	1.2	2.4	4.2	no
<sup>1</sup> pd	LE	Q	1.8	5.9	1.8	2.8	5.4	ns
t <sub>en</sub>	ŌE	Q	2	6.4	2	3.4	5.9	ns
<sup>t</sup> dis	ŌE	Q	2	6.1	2	3.5	5.6	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)


PARAMETER	FROM TO		SN54ALVT	SN74	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
	D	Q	1	3.5	1	1.8	3	
<sup>t</sup> pd	LE	Q	1.5	4.1	1.5	2.3	3.6	ns
t <sub>en</sub>	ŌĒ	Q	1.5	4.8	1.5	2.3	4.3	ns
t <sub>dis</sub>	ŌĒ	Q	1.5	4.7	1.5	2.7	4.2	ns

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



SCES077A - JULY 1996 - REVISED JULY 1996

#### PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 $V \pm 0.2 V$



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




PRODUCT PREVIEW

SN54ALVTH16841, SN74ALVTH16841

### .....

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 3.3 V $\pm$ 0.3 V



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated