SCES076A - JULY 1996 - REVISED JULY 1996

 Members of the Texas Instruments Widebus™ Family 	SN54ALVTH16827 WD PACKAGE SN74ALVTH16827 DGG, DGV, OR DL PACKAGE (TOP VIEW)
 High-Impedance State During Power Up and Power Down 	
• 5-V I/O Compatible	1Y1 2 55 1A1
 High-Drive Capability (–32 mA/64 mA) 	1Y2 🛛 3 54 🗍 1A2
• Typical V _{OLP} (Output Ground Bounce)	GND 4 53 GND
< 0.8 V at V_{CC} = 3.3 V, T_A = 25°C	1Y3 4 5 52 1 A3
 Auto 3-State Eliminates Bus Current 	1Y4 6 51 1A4
Loading When Voltage at the Output	
Exceeds V _{CC}	1Y5 8 49 1 A5
 Bus-Hold Data Inputs Eliminate the Need 	
for External Pullup/Pulldown Resistors	
 Power Off Disables Inputs/Outputs, 	GND
Permitting Live Insertion	1Y8 U 12 45 U 1A8 1Y9 U 13 44 U 1A9
-	1Y10 14 43 1A10
Package Options Include Plastic 300-mil Shrink Small Outline (DL) Thin Shrink	2Y1 15 42 2A1
Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very	2Y2 16 41 2A2
Small-Outline (DGV) Packages, and 380-mil	2Y3 [17 40] 2A3
Fine-Pitch Ceramic Flat (WD) Package	GND [18 39] GND
	2Y4 [19 38] 2A4
description	2Y5 20 37 2A5
- 	2Y6 21 36 2A6
The 'ALVTH16827 are 20-bit buffers/line drivers	V _{CC} [] 22 35 [] V _{CC}
designed for 2.5-V or 3.3-V V_{CC} operation, but	2Y7 23 34 2A7
with the capability to provide a TTL interface to a	2Y8 🛛 24 33 🗍 2A8
5-V system environment.	GND 🛛 25 32 🗍 GND
The 'ALVTH16827 are composed of two 10-bit	2Y9 🛛 26 🛛 31 🗍 2A9
sections with separate output-enable signals. For	2 <u>Y10</u> 2 7 30 2 <u>A10</u>
either 10-bit buffer section, the two output-enable	2 <mark>0E1 []</mark> 28 29] 2 0E2

PRODUCT PREVIEW

outputs of that 10-bit buffer section are in the high-impedance state.

 $(1\overline{OE1} \text{ and } 1\overline{OE2} \text{ or } 2\overline{OE1} \text{ and } 2\overline{OE2})$ inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVTH16827 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16827 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16827 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




Copyright © 1996, Texas Instruments Incorporated

SCES076A - JULY 1996 - REVISED JULY 1996


FUNCTION TABLE

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
Н	Х	Х	Z
Х	н	Х	Z

logic diagram (positive logic)



To Nine Other Channels



PRODUCT PREVIEW



SCES076A - JULY 1996 - REVISED JULY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)0.5 V to 7 V
Output current in the low state, I _O : SN54ALVTH16827
SN74ALVTH16827 128 mA
Output current in the high state, I _O : SN54ALVTH1682748 mA
SN74ALVTH16827
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package 1 W
DGV package 1 W
DL package
Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54ALVT	H16827	SN74ALV	TH16827	UNIT	
			MIN	MAX	MIN	MAX		
VCC	Supply voltage		2.3	2.7	2.3	2.7	V	
VIH	High-level input voltage		1.7		1.7		V	
VIL	Low-level input voltage			0.7		0.7	0.7 V	
VI	Input voltage		0	5.5	0	5.5	V	
ЮН	High-level output current			-6		-8	mA	
1.0.1	Low-level output current			6		8	~	
IOL	Low-level output current; current duty cycle \leq 50%;	≤ 50%; f ≥ 1 KHz		18		24	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

		SN54ALVT	H16827	3 3.6 2 0.8 0 5.5			
		MIN	MAX	MIN	MAX	UNIT	
Supply voltage		3	3.6	3	3.6	V	
High-level input voltage		2		2		V	
Low-level input voltage			0.8		0.8	V	
nput voltage		0	5.5	0	5.5	.5 V	
High-level output current			-24		-32	mA	
Low-level output current			24		32		
_ow-level output current; current duty cycle \leq 50%; f \geq	1 KHz		48		64	mA	
nput transition rise or fall rate	Outputs enabled		10		10	ns/V	
Operating free-air temperature		-55	125	-40	85	°C	
	iigh-level input voltage ow-level input voltage hput voltage ligh-level output current ow-level output current ow-level output current; current duty cycle ≤ 50%; f ≥ hput transition rise or fall rate Operating free-air temperature	ligh-level input voltage ow-level input voltage hput voltage ligh-level output current ow-level output current ow-level output current; current duty cycle ≤ 50%; f ≥ 1 KHz hput transition rise or fall rate Outputs enabled Operating free-air temperature	Supply voltage 3 High-level input voltage 2 cow-level input voltage 0 high-level output current 0 digh-level output current 0 cow-level output current 0 cow-level output current; current duty cycle \leq 50%; f \geq 1 KHz 0 nput transition rise or fall rate Outputs enabled	Supply voltage33.6digh-level input voltage2	Supply voltage33.63digh-level input voltage22.cow-level input voltage05.50input voltage05.50digh-level output current-24-24.cow-level output current2424.cow-level output current; current duty cycle \leq 50%; f \geq 1 KHz48.com-level output ransition rise or fall rateOutputs enabled10.com-level output ransition rise or fall rate-55125.com-level output ransition rise or fall rate-55125	Supply voltage33.633.6digh-level input voltage222.ow-level input voltage0.80.80.8nput voltage05.505.5digh-level output current-24-32-32.ow-level output current2432.ow-level output current; current duty cycle \leq 50%; f \geq 1 KHz4864nput transition rise or fall rateOutputs enabled1010.ow-level output current; current duty cycle \leq 50%; f \geq 1 KHz4864	

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCES076A - JULY 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	TEO			SN54A	LVTH16	827	SN74A	LVTH168	327	
PARAMETER	IES	T CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNI
VIK	V _{CC} = 2.3 V,	lı = -18 mA				-1.2			-1.2	V
Vou	V_{CC} = 2.3 V to 2.7 V,	I _{OH} = -100 μA		V _{CC} -0.2			V _{CC} -0.2			
	V _{CC} = 2.3 V	I _{OH} = - 6 mA		1.7						V
	VCC = 2.3 V	I _{OH} = - 8 mA					1.7			
	V_{CC} = 2.3 V to 2.7 V,	l _{OL} = 100 μA				0.2			0.2	
		$I_{OL} = 6 \text{ mA}$				0.5				
VOL	V _{CC} = 2.3 V	I _{OL} = 8 mA							0.5	V
	VCC = 2.3 V	I _{OL} = 18 mA	I _{OL} = 18 mA			0.5				
		I _{OL} = 24 mA							0.5	
	V _{CC} = 2.7 V,	V _I = GND	Control inputs			±1			±1	μA
	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	VI = 2.7 V	Control inputs			10			10	
tj	V _{CC} = 2.7 V	$V_I = V_{CC}$	Data inputs			10			10	
	VCC = 2.7 V	V I = 0	Data inputs			-5			-5	
loff	V _{CC} = 0,	V_{I} or $V_{O} = 0$ to	4.5 V			±100			±100	μA
	V _{CC} = 2.3 V	VI = 0.7 V	Data inputs		90			90		
l(hold)		VI = 1.7 V		Data inputs		75			75	
	V _{CC} = 2.7 V [‡] ,	$V_I = 0$ to 2.7 V								
Ι _{ΕΧ} §	V _{CC} = 2.3 V,	V _O = 3.6 V								μA
I _{OZ(PU/PD)} ¶	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.2 \text{ V}}{0.2 \text{ V}}$	$5 \text{ V to V}_{CC},$ = don't care				±100			±100	μA
IOZH	$V_{CC} = 2.7 V, V_{O} = 2.$	7 V, V _I = 0.7 V or	1.7 V			5			5	μA
I _{OZL}	$V_{CC} = 2.7 V, V_{O} = 0$	V, V _I = 0.7 V or 1	.7 V			-5			-5	μA
			Outputs high		0.04	0.09		0.04	0.09	
ICC		$I_{O} = 0,$	Outputs low		2.3	4.5		2.3	4.5	mA
·CC	$V_I = V_{CC}$ or GND		Outputs disabled		0.04	0.09		0.04	0.09	
Ci	V _{CC} = 2.5 V,	V _I = 2.5 V or 0			3			3		pF
Co	V _{CC} = 2.5 V,	$V_{0} = 2.5 \text{ V or } ($)		9			9		pF

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

Current into an output in the high state when V_O > V_{CC}

¶ High-impedance state during power up/high-impedance state during power down



SCES076A - JULY 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	TEO	T CONDITIONS		SN54A	LVTH16	327	SN74A	LVTH168	327	UNIT	
PARAMETER	153	CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 3 V,	lj = -18 mA				-1.2			-1.2	V	
	$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OH} = −100 μA		V _{CC} -0.2			V _{CC} -0.2				
Vон		I _{OH} = - 24 mA	I _{OH} = - 24 mA	2						V	
	V _{CC} = 3 V	I _{OH} = - 32 mA					2				
	V_{CC} = 3 V to 3.6 V,	l _{OL} = 100 μA				0.2			0.2		
		I _{OL} = 16 mA							0.4		
Ve		I _{OL} = 24 mA				0.5				V	
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA							0.5	v	
		I _{OL} = 48 mA				0.55					
		I _{OL} = 64 mA							0.55		
	$V_{CC} = 3.6 V, V_{I} = V$	V _{CC} or GND	Control inputs			±1			±1		
	V _{CC} = 0 or 3.6 V,	Vj = 5.5 V	Control inputs			10			10	20 µA	
lı	V _{CC} = 3.6 V	Vj = 5.5 V	Data inputs			20			20		
		$V_I = V_{CC}$				10			10		
		V _I = 0 −5	-5								
loff	V _{CC} = 0,	V_{I} or $V_{O} = 0$ to	4.5 V			±100			±100	μA	
	V _{CC} = 3 V	V _I = 0.8 V		75			75				
l _{l(hold)}	vCC = 3 v	V _I = 2 V	Data inputs	-75			-75			μΑ	
	V _{CC} = 3.6 V [‡] ,	$V_{ } = 0 \text{ to } 3.6 \text{ V}$				±500			±500		
ΙΕΧ§	$V_{CC} = 3 V,$	V _O = 5.5 V				125			125	μA	
IOZ(PU/PD) [¶]	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = 0.00000000000000000000000000000000000$	5 V to V _{CC} , E = don't care				±100			±100	μA	
IOZH	V _{CC} = 3.6 V, V _O = 3	V, VI = 0.8 V or 2	V			5			5	μA	
IOZL	V _{CC} = 3.6 V, V _O = 0.	5 V, VI = 0.8 V or	2 V			-5			-5	μA	
			Outputs high	1	0.07	0.09		0.07	0.09		
	V _{CC} = 3.6 V,	I _O = 0,	Outputs low		3.2	5		3.2	5	mA	
ICC	$V_{I} = V_{CC}$ or GND		Outputs disabled		0.07	0.09		0.07	0.09	11174	
∆I _{CC} #	$V_{CC} = 3 V$ to 3.6 V, C Other inputs at V_{CC} of		-0.6 V,			0.2			0.2	mA	
Ci	V _{CC} = 3.3 V,	V _I = 3.3 V or 0			3			3		pF	
Co		V _O = 3.3 V or 0)		9			9		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

S Current into an output in the high state when V_O > V_{CC}

¶ High-impedance state during power up/high-impedance state during power down

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCES076A - JULY 1996 - REVISED JULY 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVT	H16827	SN74	ALVTH1	6827	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	TYP†	MAX	UNIT
^t pd	А	Y	1	4	1	2	3.5	ns
t _{en}	OE	Y	2	6.4	2	3.4	5.9	ns
^t dis	OE	Y	2	6.1	2	3.5	5.6	ns


[†] All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER FROM (INPUT)	FROM	то	SN54ALVTH16827		SN74	UNIT		
	(OUTPUT)	MIN	MAX	MIN	TYP‡	MAX	UNIT	
^t pd	A	Y	1	2.9	1	1.5	2.4	ns
^t en	OE	Y	1.5	4.8	1.5	2.6	4.3	ns
^t dis	OE	Y	1.5	4.7	1.5	2.7	4.2	ns

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCES076A - JULY 1996 - REVISED JULY 1996




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SCES076A - JULY 1996 - REVISED JULY 1996



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated