
SCES073A - JUNE 1996 - REVISED JULY 1996

- Members of the Texas Instruments Widebus™ Family
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Outputs (-32 mA/64 mA)
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds V_{CC}
- Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

description

The 'ALVTH16543 are 16-bit registered transceivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA), output-enable (OEAB or OEBA), and chip-enable (CEAB or CEBA) inputs are provided for each register to permit independent control in either direction of data flow.

SN54ALVTH16543 . . . WD PACKAGE SN74ALVTH16543 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but uses the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVTH16543 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.


The SN54ALVTH16543 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16543 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.







PRODUCT PREVIEW

SCES073A - JUNE 1996 - REVISED JULY 1996

FUNCTION TABLE† (each 8-bit section)

	INPL		OUTPUT	
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Х	Z
Х	Χ	Н	Χ	Z
L	Н	L	Χ	в ₀ ‡
L	L	L	L	L
L	L	L	Н	Н

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC}
Voltage range applied to any output in the high state or power-off state, V_0 (see Note 1)0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16543
SN74ALVTH16543 128 mA
Output current in the high state, I _O : SN54ALVTH16543 –48 mA
SN74ALVTH16543 –64 mA
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$)
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package
DGV package 1 W
DL package 1.4 W
Storage temperature range, T _{stq} 65°C to 150°C

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



[‡] Output level before the indicated steady-state input conditions were established

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

SN54ALVTH16543, SN74ALVTH16543 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS

SCES073A - JUNE 1996 - REVISED JULY 1996

recommended operating conditions, $V_{\mbox{CC}}$ = 2.5 V \pm 0.2 V (see Note 3)

			SN54ALVT	H16543	SN74ALVT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.3	2.7	2.3	2.7	V
V_{IH}			1.7		1.7		V
V_{IL}	Low-level input voltage			0.7		0.7	V
٧ _I	Input voltage		0	5.5	0	5.5	V
loh	High-level output current			-6		-8	mA
lo.	Low-level output current			6		8	mA
lOL	Low-level output current; current duty cycle \leq 50%; f \geq	y cycle ≤ 50%; f ≥ 1 KHz		18		24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V \pm 0.3 V (see Note 3)

			SN54ALVT	H16543	SN74ALVT	H16543	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		3	3.6	3	3.6	V	
V_{IH}	High-level input voltage		2		2		V	
٧ _{IL}	IL Low-level input voltage			0.8		0.8	V	
٧ _I	Input voltage		0	5.5	0	5.5	V	
ІОН	High-level output current			-24		-32	mA	
la.	Low-level output current			24		32	mA	
IOL	Low-level output current; current duty cycle ≤ 50%; f ≥	1 KHz		48		64	IIIA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
T_A	Operating free-air temperature		– 55	125	-40	85	°C	

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCES073A - JUNE 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	TEST CONDITIONS			SN54ALVTH16543			SN74ALVTH16543			LINUT	
PARAMETER	1531	CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 2.3 V,	I _I = -18 mA				-1.2			-1.2	V	
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OH} = -100 μA		V _{CC} -0.2			V _{CC} −0.2				
VOH	V _{CC} = 2.3 V	$I_{OH} = -6 \text{ mA}$		1.7						V	
	VCC = 2.3 V	$I_{OH} = -8 \text{ mA}$					1.7				
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OL} = 100 \mu\text{A}$				0.2			0.2		
		$I_{OL} = 6 \text{ mA}$				0.5					
V _{OL}	V _{CC} = 2.3 V	$I_{OL} = 8 \text{ mA}$							0.5	V	
	V(() = 2.3 V	$I_{OL} = 18 \text{ mA}$				0.5					
		$I_{OL} = 24 \text{ mA}$							0.5		
	$V_{CC} = 2.7 \text{ V},$	V _I = GND	Control inputs			±1			±1		
1.	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 2.7 V	Control inputs			10			10	μΑ	
ΙΙ	V _{CC} = 2.7 V	VI = VCC	A or B ports			10			10	μ. (
	VCC = 2.7 V	V _I = 0	A or B ports			- 5			- 5		
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to	4.5 V			±100			±100	μΑ	
	V _{CC} = 2.3 V	V _I = 0.7 V			90			90			
l(hold)		V _I = 1.7 V	A or B ports		75			75		μΑ	
	$V_{CC} = 2.7 V^{\ddagger}$,	$V_{I} = 0 \text{ to } 2.7 \text{ V}$									
I _{EX} §	$V_{CC} = 2.3 \text{ V},$	$V_0 = 3.6 \text{ V}$								μΑ	
$I_{OZ(PU/PD)}^{\P}$	$V_{CC} \le 1.2 \text{ V},$ $V_I = \text{GND or } V_{CC},$	$\frac{\text{VO}}{\text{OE}} = 0.5 \text{ V to V}$ $\frac{\text{OE}}{\text{OE}} = \text{don't care}$				±100			±100	μΑ	
			Outputs high		0.04	0.09		0.04	0.09		
lcc	$V_{CC} = 2.7 \text{ V}, I_{O} = 0$,	Outputs low		2.3	4.5		2.3	4.5	mA	
100	$V_I = V_{CC}$ or GND		Outputs disabled		0.04	0.09		0.04	0.09		
Ci	V _{CC} = 2.5 V,	V _I = 2.5 V or 0			3			3		pF	
C _{io}	$V_{CC} = 2.5 \text{ V},$	V _O = 2.5 V or 0)		9			9		pF	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $[\]$ Current into an output in the high state when $\mbox{V}_{\mbox{\scriptsize O}} > \mbox{V}_{\mbox{\scriptsize CC}}$

[¶] High-impedance state during power up/high-impedance state during power down

SCES073A - JUNE 1996 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

DADAMETED	TEST CONDITIONS			SN54A	LVTH16	543	SN74A	LVTH16	543	LINIT
PARAMETER	l les	I CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 3 V,	I _I = -18 mA				-1.2			-1.2	V
	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA		V _{CC} -0.2			V _{CC} −0.2			
Voн	I _{OH} = -24 m			2						V
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2			
	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA				0.2			0.2	
		I _{OL} = 16 mA							0.4	
\/a:		I _{OL} = 24 mA				0.5				٧
VOL	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$							0.5	V
		I _{OL} = 48 mA				0.55				
		$I_{OL} = 64 \text{ mA}$							0.55	
	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{I}$	CC or GND	Control inputs			±1			±1	
l _l	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V				10			10	
		V _I = 5.5 V				20			20	<u> </u>
	V _{CC} = 3.6 V	$V_I = V_{CC}$	A or B ports			10			10	
		V _I = 0				- 5			- 5	
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to	4.5 V			±100			±100	μА
	V2V	V _I = 0.8 V		75			75			
l _{l(hold)}	VCC = 3 V	V _I = 2 V	A or B ports	-75			-75			μΑ
	$V_{CC} = 3.6 V^{\ddagger}$,	V _I = 0 to 3.6 V				±500			±500	
I _{EX} §	V _{CC} = 3 V,	V _O = 5.5 V				125			125	μА
I _{OZ(PU/PD)} ¶	$V_{CC} \le 1.2 \text{ V},$ $V_{I} = \text{GND or } V_{CC},$	$\frac{V_O}{OE} = 0.5 \text{ V to V}$	CC,			±100			±100	μΑ
			Outputs high		0.07	0.09		0.07	0.09	
loo	$V_{CC} = 3.6 \text{ V}, I_{O} = 0$),	Outputs low		3.2	5		3.2	5	mΛ
Icc	$V_I = V_{CC}$ or GND Outputs disabled				0.07	0.09		0.07	0.09	mA
ΔI _{CC} #	$V_{CC} = 3 \text{ V to } 3.6 \text{ V, O}$ Other inputs at V_{CC}		-0.6 V,			0.2			0.2	mA
Ci	V _{CC} = 3.3 V,	V _I = 3.3 V or 0			3			3		pF
C _{io}	$V_{CC} = 3.3 \text{ V},$	$V_{O} = 3.3 \text{ V or } 0$)		9			9		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $[\]S$ Current into an output in the high state when $V_O > V_{CC}$

[¶] High-impedance state during power up/high-impedance state during power down

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

PRODUCT PREVIEW

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

				SN54ALVT	H16543	SN74ALVT	H16543	UNIT
				MIN	MAX	MIN	MAX	UNII
t _W	t _W Pulse duration, LEAB or LEBA low			1.5		1.5		ns
	t _{SU} Setup time			-0.2		-0.2		
١.		A or B before LEAB↑ or LEBA↑	Data low	0.8		0.8		
^l su		I A or B before CEAB↑ or CEBA↑ I	Data high	2		2		ns
			Data low	1.5		1.5		
		A or B after LEAB↑ or LEBA↑	Data high	0.8		0.8		
 	Hold time	A or B after LEAB or LEBA	Data low	1.7		1.7		no
۱ ^ւ h	t _h Hold time	A D -# CEAD↑ CEDA↑	Data high	0.5		0.5		ns
		A or B after CEAB↑ or CEBA↑ Data low		-0.4		-0.4		

timing requirements over recommended operating free-air temperature range, V $_{CC}$ = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

				SN54ALVT	H16543	SN74ALVT	H16543	UNIT
					MAX	MIN	MAX	UNII
t _W	t _W Pulse duration, LEAB or LEBA low			1.5		1.5		ns
	t _{su} Setup time	A or B before LEAB↑ or LEBA↑	Data high	0.0		0.0		
 .		A OF B Delote LEABT OF LEBAT	Data low	0.7		0.7		ns
^l su		A or B before CEAB↑ or CEBA↑ ►	Data high	0.7		0.7		
			Data low	1.1		1.1		
		A or B after LEAB↑ or LEBA↑	Data high	0.7		0.7		ns
.	Hold time	A or B after LEAB or LEBA	Data low	1.5		1.5		
l 'h	t _h Hold time	A B -((OFAB↑ OFBA↑	Data high	0.3	_	0.3	·	
		A or B after CEAB↑ or CEBA↑ Data low		0.7		0.7		

SCES073A - JUNE 1996 - REVISED JULY 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16543		SN74	UNIT		
PARAMETER	(INPUT) (OUTPUT)	(OUTPUT)	MIN	MAX	MIN	TYP†	MAX	UNIT
	A or B	B or A	1	4.4	1	2.1	4	
^t pd	Ē	A or B	1.5	6.7	1.5	2.9	6.1	ns
t _{en}	ŌE	A or B	2	6.7	2	3.1	6.1	ns
^t dis	ŌE	A or B	2	6.2	2	3.5	5.6	ns
t _{en}	CE	A or B	2	6.9	2	3.1	6.2	ns
^t dis	CE	A or B	2	7.1	2	3.7	6.4	ns

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVT	SN74	UNIT			
PARAMETER	(INPUT) (OUTPUT)	MIN	MAX	MIN	TYP‡	MAX	UNII	
4 .	A or B	B or A	1	3.3	1	1.8	3	
^t pd	<u>LE</u>	A or B	1.5	4.4	1.5	2.4	4	ns
t _{en}	ŌĒ	A or B	1.5	4.5	1.5	2.6	4.1	ns
^t dis	ŌĒ	A or B	1.5	4.7	1.5	2.7	4.3	ns
t _{en}	CE	A or B	1.5	4.4	1.5	2.5	4	ns
^t dis	CE	A or B	1.5	4.7	1.5	2.7	4.3	ns

 $[\]ddagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq 2.5$ ns. $t_{f} \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCES073A - JUNE 1996 - REVISED JULY 1996

PARAMETER MEASUREMENT INFORMATION V_{CC} = 3.3 V \pm 0.3 V



PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated