- **Members of the Texas Instruments *Widebus*™ Family**
- **High-Impedance State During Power Up and Power Down**
- **5-V I/O Compatible**
- **High-Drive Outputs (–32 mA/64 mA)**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C**
- **Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds V_{CC}**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package**

SN54ALVTH16543 . . . WD PACKAGE
SN74ALVTH16543 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

The ’ALVTH16543 are 16-bit registered transceivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ($\overline{LEAB}$ or $\overline{LEBA}$), output-enable ($\overline{OEAB}$ or $\overline{OEBA}$), and chip-enable ($\overline{CEAB}$ or $\overline{CEBA}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ($\overline{CEAB}$) input must be low to enter data from A or to output data from B. If $\overline{CEAB}$ is low and $\overline{LEAB}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{LEAB}$ puts the A latches in the storage mode. With $\overline{CEAB}$ and $\overline{OEAB}$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but uses the $\overline{CEBA}$, $\overline{LEBA}$, and $\overline{OEBA}$ inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVTH16543 is available in TI’s thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16543 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16543 is characterized for operation from –40°C to 85°C.

PRODUCT PREVIEW

logic diagram (positive logic)



FUNCTION TABLE† (each 8-bit section)

INPUTS				OUTPUT
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses $\overline{CEBA}$, $\overline{LEBA}$, and $\overline{OEBA}$.
‡ Output level before the indicated steady-state input conditions were established

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC} . . . . . –0.5 V to 4.6 V
Input voltage range, V_I (see Note 1) . . . . . –0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1) . . . . –0.5 V to 7 V
Output current in the low state, I_O: SN54ALVTH16543 . . . . . 96 mA
SN74ALVTH16543 . . . . . 128 mA
Output current in the high state, I_O: SN54ALVTH16543 . . . . . –48 mA
SN74ALVTH16543 . . . . . –64 mA
Input clamp current, I_{IK} (V_I < 0) . . . . . –50 mA
Output clamp current, I_{OK} (V_O < 0) . . . . . –50 mA
Maximum power dissipation at T_A = 55°C (in still air) (see Note 2): DGG package . . . . . 1 W
DGV package . . . . . 1 W
DL package . . . . . 1.4 W
Storage temperature range, T_{stg} . . . . . –65°C to 150°C

§ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

PRODUCT PREVIEW

recommended operating conditions, V_{CC} = 2.5 V ± 0.2 V (see Note 3)

			SN54ALVTH16543		SN74ALVTH16543		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		2.3	2.7	2.3	2.7	V
V_{IH}	High-level input voltage		1.7		1.7		V
V_{IL}	Low-level input voltage			0.7		0.7	V
V_I	Input voltage		0	5.5	0	5.5	V
I_{OH}	High-level output current			–6		–8	mA
I_{OL}	Low-level output current			6		8	mA
	Low-level output current; current duty cycle ≤ 50%; f ≥ 1 KHz			18		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T_A	Operating free-air temperature		–55	125	–40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

recommended operating conditions, V_{CC} = 3.3 V ± 0.3 V (see Note 3)

			SN54ALVTH16543		SN74ALVTH16543		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		3	3.6	3	3.6	V
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8	V
V_I	Input voltage		0	5.5	0	5.5	V
I_{OH}	High-level output current			–24		–32	mA
I_{OL}	Low-level output current			24		32	mA
	Low-level output current; current duty cycle ≤ 50%; f ≥ 1 KHz			48		64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T_A	Operating free-air temperature		–55	125	–40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	TEST CONDITIONS			SN54ALVTH16543			SN74ALVTH16543			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	V_{CC} = 2.3 V,	I_I = –18 mA				–1.2			–1.2	V
V_{OH}	V_{CC} = 2.3 V to 2.7 V,	I_{OH} = –100 µA		V_{CC}–0.2			V_{CC}–0.2			V
	V_{CC} = 2.3 V	I_{OH} = – 6 mA		1.7						
		I_{OH} = – 8 mA					1.7			
V_{OL}	V_{CC} = 2.3 V to 2.7 V,	I_{OL} = 100 µA				0.2			0.2	V
	V_{CC} = 2.3 V	I_{OL} = 6 mA				0.5				
		I_{OL} = 8 mA							0.5	
		I_{OL} = 18 mA				0.5				
		I_{OL} = 24 mA							0.5	
I_I	V_{CC} = 2.7 V,	V_I = GND	Control inputs			±1			±1	µA
	V_{CC} = 0 or 2.7 V,	V_I = 2.7 V				10			10	
	V_{CC} = 2.7 V	V_I = V_{CC}	A or B ports			10			10	
		V_I = 0				–5			–5	
I_{off}	V_{CC} = 0,	V_I or V_O = 0 to 4.5 V				±100			±100	µA
$I_{I(hold)}$	V_{CC} = 2.3 V	V_I = 0.7 V	A or B ports		90			90		µA
		V_I = 1.7 V			75			75		
	V_{CC} = 2.7 V‡,	V_I = 0 to 2.7 V								
I_{EX}§	V_{CC} = 2.3 V,	V_O = 3.6 V								µA
$I_{OZ(PU/PD)}$¶	V_{CC} ≤ 1.2 V, V_I = GND or V_{CC},	V_O = 0.5 V to V_{CC}, $\overline{OE}$ = don't care				±100			±100	µA
I_{CC}	V_{CC} = 2.7 V, I_O = 0, V_I = V_{CC} or GND		Outputs high		0.04	0.09		0.04	0.09	mA
			Outputs low		2.3	4.5		2.3	4.5	
			Outputs disabled		0.04	0.09		0.04	0.09	
C_i	V_{CC} = 2.5 V,	V_I = 2.5 V or 0			3			3		pF
C_{io}	V_{CC} = 2.5 V,	V_O = 2.5 V or 0			9			9		pF

† All typical values are at V_{CC} = 2.5 V, T_A = 25°C.
‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ Current into an output in the high state when V_O > V_{CC}
¶ High-impedance state during power up/high-impedance state during power down

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	TEST CONDITIONS			SN54ALVTH16543			SN74ALVTH16543			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	V_{CC} = 3 V,	I_I = –18 mA				–1.2			–1.2	V
V_{OH}	V_{CC} = 3 V to 3.6 V,	I_{OH} = –100 µA		V_{CC}–0.2			V_{CC}–0.2			V
	V_{CC} = 3 V	I_{OH} = – 24 mA		2						
		I_{OH} = – 32 mA					2			
V_{OL}	V_{CC} = 3 V to 3.6 V,	I_{OL} = 100 µA				0.2			0.2	V
	V_{CC} = 3 V	I_{OL} = 16 mA							0.4	
		I_{OL} = 24 mA				0.5				
		I_{OL} = 32 mA							0.5	
		I_{OL} = 48 mA				0.55				
		I_{OL} = 64 mA							0.55	
I_I	V_{CC} = 3.6 V,	V_I = VCC or GND	Control inputs			±1			±1	µA
	V_{CC} = 0 or 3.6 V,	V_I = 5.5 V				10			10	
	V_{CC} = 3.6 V	V_I = 5.5 V	A or B ports			20			20	
		V_I = V_{CC}				10			10	
		V_I = 0				–5			–5	
I_{off}	V_{CC} = 0,	V_I or V_O = 0 to 4.5 V				±100			±100	µA
$I_{I(hold)}$	V_{CC} = 3 V	V_I = 0.8 V	A or B ports	75			75			µA
		V_I = 2 V		–75			–75			
	V_{CC} = 3.6 V‡,	V_I = 0 to 3.6 V				±500			±500	
I_{EX}§	V_{CC} = 3 V,	V_O = 5.5 V				125			125	µA
$I_{OZ(PU/PD)}$¶	V_{CC} ≤ 1.2 V, V_I = GND or V_{CC},	V_O = 0.5 V to V_{CC}, $\overline{OE}$ = don't care				±100			±100	µA
I_{CC}	V_{CC} = 3.6 V, I_O = 0, V_I = V_{CC} or GND		Outputs high		0.07	0.09		0.07	0.09	mA
			Outputs low		3.2	5		3.2	5	
			Outputs disabled		0.07	0.09		0.07	0.09	
ΔI_{CC}#	V_{CC} = 3 V to 3.6 V, One input at V_{CC} –0.6 V, Other inputs at V_{CC} or GND					0.2			0.2	mA
C_i	V_{CC} = 3.3 V,	V_I = 3.3 V or 0			3			3		pF
C_{io}	V_{CC} = 3.3 V,	V_O = 3.3 V or 0			9			9		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ Current into an output in the high state when V_O > V_{CC}
¶ High-impedance state during power up/high-impedance state during power down
# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

				SN54ALVTH16543		SN74ALVTH16543		UNIT
				MIN	MAX	MIN	MAX	
t_w	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low			1.5		1.5		ns
t_{su}	Setup time	A or B before $\overline{LEAB}$↑ or $\overline{LEBA}$↑	Data high	–0.2		–0.2		ns
			Data low	0.8		0.8		
		A or B before $\overline{CEAB}$↑ or $\overline{CEBA}$↑	Data high	2		2		
			Data low	1.5		1.5		
t_h	Hold time	A or B after $\overline{LEAB}$↑ or $\overline{LEBA}$↑	Data high	0.8		0.8		ns
			Data low	1.7		1.7		
		A or B after $\overline{CEAB}$↑ or $\overline{CEBA}$↑	Data high	0.5		0.5		
			Data low	–0.4		–0.4		

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

				SN54ALVTH16543		SN74ALVTH16543		UNIT
				MIN	MAX	MIN	MAX	
t_w	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low			1.5		1.5		ns
t_{su}	Setup time	A or B before $\overline{LEAB}$↑ or $\overline{LEBA}$↑	Data high	0.0		0.0		ns
			Data low	0.7		0.7		
		A or B before $\overline{CEAB}$↑ or $\overline{CEBA}$↑	Data high	0.7		0.7		
			Data low	1.1		1.1		
t_h	Hold time	A or B after $\overline{LEAB}$↑ or $\overline{LEBA}$↑	Data high	0.7		0.7		ns
			Data low	1.5		1.5		
		A or B after $\overline{CEAB}$↑ or $\overline{CEBA}$↑	Data high	0.3		0.3		
			Data low	0.7		0.7		

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16543		SN74ALVTH16543			UNIT
			MIN	MAX	MIN	TYP†	MAX	
t_{pd}	A or B	B or A	1	4.4	1	2.1	4	ns
	$\overline{LE}$	A or B	1.5	6.7	1.5	2.9	6.1	
t_{en}	$\overline{OE}$	A or B	2	6.7	2	3.1	6.1	ns
t_{dis}	$\overline{OE}$	A or B	2	6.2	2	3.5	5.6	ns
t_{en}	$\overline{CE}$	A or B	2	6.9	2	3.1	6.2	ns
t_{dis}	$\overline{CE}$	A or B	2	7.1	2	3.7	6.4	ns

† All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16543		SN74ALVTH16543			UNIT
			MIN	MAX	MIN	TYP‡	MAX	
t_{pd}	A or B	B or A	1	3.3	1	1.8	3	ns
	$\overline{LE}$	A or B	1.5	4.4	1.5	2.4	4	
t_{en}	$\overline{OE}$	A or B	1.5	4.5	1.5	2.6	4.1	ns
t_{dis}	$\overline{OE}$	A or B	1.5	4.7	1.5	2.7	4.3	ns
t_{en}	$\overline{CE}$	A or B	1.5	4.4	1.5	2.5	4	ns
t_{dis}	$\overline{CE}$	A or B	1.5	4.7	1.5	2.7	4.3	ns

‡ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 2.5 V ± 0.2 V



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 × V_{CC}
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 3.3 V ± 0.3 V



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.